SPA - a secure Amulet core for smartcard applications

Abstract SPA is a synthesised, self-timed, ARM-compatible processor core designed for use in security-sensitive applications. It was incorporated in an experimental smartcard chip which is being used to evaluate the applicability of self-timed logic in secure devices. The system-on-chip was synthesised using the Balsa synthesis system with only a small amount of hand design employed to boost the throughput of the on-chip interconnect. The use of synthesis was mandated by a need for rapid implementation and Balsa proved to be very effective: SPA required only 25% of the design effort of earlier non-synthesised Amulets. Balsa was modified to generate circuits with enhanced security against non-invasive attacks. Initial analyses indicate that the secure SPA achieved up to 80% improvement in resistance against non-invasive attacks albeit at the cost of reduced performance and increased area and power consumption.

[1]  Stephen B. Furber,et al.  Chain: A Delay-Insensitive Chip Area Interconnect , 2002, IEEE Micro.

[2]  Steve Temple,et al.  On-chip timing reference for self-timed microprocessor , 2000 .

[3]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .

[4]  Steve Furber.  ARM System-on-Chip Architecture , 2000 .

[5]  Jim D. Garside,et al.  AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.

[6]  M. Kuhn,et al.  The Advanced Computing Systems Association Design Principles for Tamper-resistant Smartcard Processors Design Principles for Tamper-resistant Smartcard Processors , 2022 .

[7]  Aristides Efthymiou,et al.  Power Management in the Amulet Microprocessors , 2001, IEEE Des. Test Comput..

[8]  Luis A. Plana,et al.  An investigation into the security of self-timed circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[9]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[10]  Stephen B. Furber,et al.  Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language , 1998, ESM.

[11]  Doug A. Edwards,et al.  Synthesising an asynchronous DMA controller with Balsa , 2000, J. Syst. Archit..

[12]  Jens Sparsø,et al.  Delay-insensitive multi-ring structures , 1993, Integr..

[13]  Dr John Bainbridge.  Asynchronous System-on-Chip Interconnect , 2002, Distinguished Dissertations.

[14]  Jim D. Garside,et al.  AMULET3: a 100 MIPS asynchronous embedded processor , 2000, Proceedings 2000 International Conference on Computer Design.

[15]  David Seal,et al.  ARM Architecture Reference Manual , 2001 .

[16]  George S. Taylor,et al.  Improving smart card security using self-timed circuits , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[17]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[18]  Doug A. Edwards,et al.  Balsa: An Asynchronous Hardware Synthesis Language , 2002, Comput. J..

[19]  Siamak Mohammadi,et al.  AMULET3i-an asynchronous system-on-chip , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).