MOS Model 11 - Level 1101

MOS Model 11, Level 1101, is an updated version of Level 1100 (see NLUR 2001/813). It uses the same basic equations as Level 1100, but uses different geometry scaling rules. It includes two types of geometrical scaling rules: physical rules and binning rules. Moreover, the temperature scaling has been implemented on the ”miniset” level instead of the ”maxiset” level as was the case for Level 1100. A new compact model for MOS transistors has been developed, MOS Model 11 (MM11), the successor of MOS Model 9. MM11 not only gives an accurate description of charges and currents and their first-order derivatives (transconductance, conductance, capacitances), but also of their higherorder derivatives. In other words it gives an accurate description of MOSFET distortion behaviour, and as such MM11 is suitable for digital, analog as well as RF circuit design. MOS Model 11 is a symmetrical, surface-potential-based model. It includes an accurate description of all physical effects important for modern and future CMOS technologies, such as e.g. gate tunnelling current, gate-induced drain leakage, influence of pocket implants, poly-depletion, quantum-mechanical effects and bias-dependent overlap capacitances. The goal of this report is to present the full definition of the model, including the parameter set, the geometrical and temperature scaling rules, the model implementation, and all the equations for currents, charges and noise sources. Apart from the definition also an introduction into the physical background is given, and a basic parameter extraction procedure is described. The complete physical background will be documented separately in a forthcoming report. c ©Koninklijke Philips Electronics N.V. 2002 iii NL-UR 2002/802— September 2002 MOS Model 11 , Level 1101 Unclassified Report Preface and History of Model and Documentation

[1]  D.B.M. Klaassen,et al.  Accurate thermal noise model for deep-submicron CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  R. van Langevelde,et al.  Accurate drain conductance modeling for distortion analysis in MOSFETs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[3]  Z. Weinberg,et al.  On tunneling in metal‐oxide‐silicon structures , 1982 .

[4]  D.B.M. Klaassen,et al.  A large signal non-quasi-static MOS model for RF circuit simulation , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  F. Klaassen,et al.  An explicit surface-potential-based MOSFET model for circuit simulation , 2000 .

[6]  Yao-Wen Chang,et al.  A new L/sub eff/ extraction approach for devices with pocket implants , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).

[7]  R. van Langevelde,et al.  Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs , 1997 .

[8]  Soo-Young Oh,et al.  Transient analysis of MOS transistors , 1980 .

[9]  van R Ronald Langevelde A compact MOSFET model for distortion analysis in analog circuit design , 1998 .

[10]  R. van Langevelde,et al.  Influence of Mobility Degradation on Distortion Analysis in MOSFETs , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.

[11]  R. Rios,et al.  Determination of ultra-thin gate oxide thicknesses for CMOS structures using quantum effects , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[12]  Frank Stern,et al.  Quantum properties of surface space-charge layers , 1973 .

[13]  A. J. Scholten,et al.  New 1/f noise model in MOS Model 9, level 903 , 1998 .