Hot-carrier-induced circuit degradation in actual DRAM

The hot-carrier effects on DRAM have been evaluated thoroughly by investigating the performance degradation of each constituent circuit as component transistor aging in a 64 Mb DRAM. The mechanism of how the overall circuit performance is affected by unit transistor aging and which transistors cause most critical circuit performance failures is discussed. It was found that hot-carrier-induced transistor aging in the circuit block did not directly affect the speed degradation, but instead, seriously reduced the design margin of the analog circuit. The circuit performance degradation caused by hot-carrier stress depended more on the circuit structure including output loading rather than the voltage level. In addition, on-chip hot-carrier stress/test patterns were also used to investigate the influence of different output loads of inverter on the dynamic hot-carrier degradation. It was found that the inverter with heavy output load showed less degradation in comparison to the inverter with small load.

[1]  W. Weber,et al.  Proof and quantification of dynamic effects in hot-carrier-induced degradation under pulsed operation conditions , 1991, 29th Annual Proceedings Reliability Physics 1991.

[2]  Sung-Mo Kang,et al.  Modeling of nMOS transistors for simulation of hot-carrier-induced device and circuit degradation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  J. T. Yue,et al.  A comparison of inverter-type circuit lifetime and quasi-static analysis of NMOSFET lifetime , 1991, 29th Annual Proceedings Reliability Physics 1991.

[4]  J. E. Chung,et al.  Hot-electron-induced input offset voltage degradation in CMOS differential amplifiers , 1992, 30th Annual Proceedings Reliability Physics 1992.

[5]  Kueing-Long Chen,et al.  The case of AC stress in the hot-carrier effect , 1986, IEEE Transactions on Electron Devices.

[6]  Y. Nissan-Cohen,et al.  Transient hot-electron effect on n-channel device degradation (MOSFETs) , 1989, International Technical Digest on Electron Devices Meeting.