Power modelling for saving strategies in coarse grained reconfigurable systems

In the context of coarse-grained reconfigurable systems we present a power estimation model to guide the designer in deciding which part of the design may benefit from the application of a power gating technique. The model is assessed by adopting a reconfigurable core for image processing targeting an ASIC 90 nm technology.

[1]  Luigi Raffo,et al.  Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).

[2]  Mickaël Raulet,et al.  Overview of the MPEG Reconfigurable Video Coding Framework , 2011, J. Signal Process. Syst..

[3]  Luigi Raffo,et al.  Automated power gating methodology for dataflow-based reconfigurable systems , 2015, Conf. Computing Frontiers.

[4]  Paolo Bonzini,et al.  Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Paolo Meloni,et al.  The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms , 2012, Journal of Real-Time Image Processing.

[6]  Luigi Raffo,et al.  Coarse-grained reconfiguration: dataflow-based power management , 2015, IET Comput. Digit. Tech..

[7]  Luigi Raffo,et al.  A coarse-grained reconfigurable approach for low-power spike sorting architectures , 2013, 2013 6th International IEEE/EMBS Conference on Neural Engineering (NER).

[8]  Reiner W. Hartenstein,et al.  Coarse grain reconfigurable architecture (embedded tutorial) , 2001, ASP-DAC '01.