Ultra low voltage, low power 4-2 compressor for high speed multiplications

This paper presents a new low power 4-2 compressor capable of operating at an ultra-low voltage. Its merits are derived from a novel design of low-power XOR-XNOR gate at transistor level. The new circuit structure eliminates the weak logic on internal nodes in the XOR-XNOR module in contrast to the published designs. Driving capability has been considered in the design so that the 4-2 compressor cells can be used in the tree structured fast multiplier at low supply voltage. Simulation results show that the proposed 4-2 compressor is able to function at supply voltage as low as 0.6 V, and outperforms the conventional CMOS 4-2 compressor and variants of 4-2 compressor constructed with various combinations of recently reported superior low-power logic cells.

[1]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  K.K. Parhi,et al.  Low-power 4-2 and 5-2 compressors , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[3]  D. Radhakrishnan.  Low voltage CMOS full adder cells , 1999 .

[4]  A. P. Preethy,et al.  Low power CMOS pass logic 4-2 compressor for high-speed multiplication , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[5]  Martin Margala,et al.  Low-power low-voltage 4-2 compressors for VLSI applications , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[6]  Shen-Fu Hsiao,et al.  Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers , 1998 .

[7]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[8]  M.A. Bayoumi,et al.  A structured approach for designing low power adders , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).