Power-Efficient Approximate SAD Architecture with LOA Imprecise Adders

Approximate computing is a highly promising approach to reduce the computational effort in video encoders. Its use is even more relevant and advantageous when high resolution videos must be processed in real time using battery powered devices. In this scenario, it is essential to reduce power dissipation and silicon area. In particular, the distortion metric calculation module is one of the most time demanding and the Sum of Absolute Differences (SAD) is usually the most used distortion metric, mainly when dedicated hardware is considered. To overcome this demand, this paper presents a power-efficient SAD architecture compliant with current video encoders based on the usage of Lower-Part-OR Adders (LOA). The attained results showed that important power (17.99%) and area (30.56%) savings can be reached, with an increase of only 0.3% in BD-rate. When compared with state of the art related works, the designed architecture reaches the best area and power dissipation results.

[1]  Christian C. Enz,et al.  A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[3]  Caro Lucas,et al.  Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Muhammad Shafique,et al.  A low latency generic accuracy configurable adder , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  Yinan Kong,et al.  ASIC design in Residue Number System for calculating minimum sum of Absolute Differences , 2015, 2015 Tenth International Conference on Computer Engineering & Systems (ICCES).

[6]  Zhi-Hui Kong,et al.  Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Sergio Bampi,et al.  Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Gang Wang,et al.  Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.

[9]  Sukumar Nandi,et al.  A comparative survey of approximate adders , 2016, 2016 26th International Conference Radioelektronika (RADIOELEKTRONIKA).

[10]  Nuno Roma,et al.  Energy-efficient motion estimation with approximate arithmetic , 2017, 2017 IEEE 19th International Workshop on Multimedia Signal Processing (MMSP).

[11]  Andrew B. Kahng,et al.  Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.

[12]  Jinsang Kim,et al.  a-SAD: Power efficient SAD calculator for real time H.264 video encoder using MSB-approximation technique , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[13]  Sergio Bampi,et al.  Comparative analysis of parallel SAD calculation hardware architectures for H.264/AVC video coding , 2010, 2010 First IEEE Latin American Symposium on Circuits and Systems (LASCAS).

[14]  Arnab Raha,et al.  A Power Efficient Video Encoder Using Reconfigurable Approximate Arithmetic Units , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.