16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors

A 16 Mb SRAM based on an electric-field-relaxed scheme and an alternate error checking and correction architecture for handling cosmic-ray-induced multi-errors is realized in 0.13 /spl mu/m CMOS technology. The IC has a 16.7 fA/cell standby current, a cell size of 2.06 /spl mu/m/sup 2/ and a 99.5% smaller SER.

[1]  J. Maserjian,et al.  Tunneling in thin MOS structures , 1974 .

[2]  B. Riccò,et al.  Quantum-mechanical modeling of accumulation layers in MOS structure , 1992 .

[3]  D. Klaassen,et al.  A new recombination model for device simulation including tunneling , 1992 .

[4]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[5]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.

[6]  Akira Matsuzawa,et al.  A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Koji Nii,et al.  A low power SRAM using auto-backgate-controlled MT-CMOS , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[8]  K. Johansson,et al.  Neutron induced single-word multiple-bit upset in SRAM , 1999 .

[9]  G. Schweeger,et al.  A new model for the description of gate voltage and temperature dependence of gate induced drain leakage (GIDL) in the low electric field region [DRAMs] , 2000 .

[10]  Kenichi Osada,et al.  Universal-Vdd 0.65-2.0-V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically symmetrical cell , 2001, IEEE J. Solid State Circuits.

[11]  W.S. Yang,et al.  Highly manufacturable 32 Mb ULP-SRAM technology by using dual gate process for 1.5 V Vcc operation , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[12]  K. Osada,et al.  Cosmic-ray multi-error immunity for SRAM, based on analysis of the parasitic bipolar effect , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).