Efficient RC power grid verification using node elimination

To ensure the robustness of an integrated circuit, its power distribution network (PDN) must be validated beforehand against any voltage drop on VDD nets. However, due to the increasing size of PDNs, it is becoming difficult to verify them in a reasonable amount of time. Lately, much work has been done to develop Model Order Reduction (MOR) techniques to reduce the size of power grids but their focus is more on simulation. In verification, we are concerned about the safety of nodes, including the ones which have been eliminated in the reduction process. This paper proposes a novel approach to systematically reduce the power grid and accurately compute an upper bound on the voltage drops at power grid nodes which are retained. Furthermore, a criterion for the safety of nodes which are removed is established based on the safety of other nearby nodes and a user specified margin.

[1]  Farid N. Najm,et al.  A static pattern-independent technique for power grid voltage integrity verification , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2]  Sheldon X.-D. Tan,et al.  Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Bernard N. Sheehan,et al.  Realizable Reduction of $RC$ Networks , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Farid N. Najm,et al.  Power grid voltage integrity verification , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[5]  Farid N. Najm,et al.  A geometric approach for early power grid verification using current constraints , 2007, ICCAD 2007.

[6]  Charlie Chung-Ping Chen,et al.  HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  N. P. van der Meijs,et al.  Extracting simple but accurate RC models for VLSI interconnect , 1988 .

[8]  Eli Chiprout.  Fast flip-chip power grid analysis via locality and grid shells , 2004, ICCAD 2004.