Addressing Test Generation Challenges for Configurable Processor Verification
暂无分享,去创建一个
[1] Aharon Aharon,et al. Test Program Generation for Functional Verification of PowePC Processors in IBM , 1995, 32nd Design Automation Conference.
[2] Samir Palnitkar. Design Verification with e , 2003 .
[3] Chris Rowen,et al. Hardware/Software Instruction Set Configurability , 2001 .
[4] Yossi Lichtenstein,et al. Industrial experience with test generation languages gar processor verification , 2004, Proceedings. 41st Design Automation Conference, 2004..
[5] Aharon Aharon,et al. Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-Random Test Program Generator , 1991, IBM Syst. J..
[6] Scott Johnson,et al. Smart diagnostics for configurable processor verification , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[7] Chris Rowen,et al. Engineering the Complex SOC , 2004 .
[8] Faisal Haque,et al. Art of Verification with VERA , 2001 .
[9] Allon Adir,et al. Genesys-Pro: innovations in test program generation for functional processor verification , 2004, IEEE Design & Test of Computers.