Performance analysis off multipath banyan networks

The performances of the replicated and the dilated banyan networks, which are being considered for use in broadband packet switch architectures, are analyzed. A strong argument is made for comparing the performances of the various multipath networks using the assumption that multiple packets can be accepted at any destination. Multipath banyan networks with one internal buffer in each switching element are also studied.<<ETX>>

[1]  Janak H. Patel Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[2]  Kyungsook Y. Lee,et al.  Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems , 1990, IEEE Trans. Computers.

[3]  Hamid Ahmadi,et al.  A high-performance switch fabric for integrated circuit and packet switching , 1988, IEEE INFOCOM '88,Seventh Annual Joint Conference of the IEEE Computer and Communcations Societies. Networks: Evolution or Revolution?.

[4]  Tse-yun Feng,et al.  A Survey of Interconnection Networks , 1981, Computer.

[5]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[6]  Hamid Ahmadi,et al.  A survey of modern high-performance switching techniques , 1989, IEEE J. Sel. Areas Commun..

[7]  Manoj Kumar,et al.  Performance of Unbuffered Shuffle-Exchange Networks , 1986, IEEE Transactions on Computers.

[8]  Marco Listanti,et al.  Switching structures for ATM , 1989, Comput. Commun..

[9]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[10]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.