Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process

SUMMARY This paper presents measurement results of bit error rate (BER) and soft error rate (SER) improvement on 150-nm FD-SOI 7T/14T (7-transistor/14-transistor) SRAM test chips. The reliability of the 7T/14T SRAM can be dynamically changed by a control signal depending on an operating condition and application. The 14T dependable mode allocates one bit in a 14T cell and improves the BER in a read operation and SER in a retention state, simultaneously. We investigate its error rate mitigating mechanisms using Synopsys TCAD simulator. In our measurements, the minimum operating voltage was improved by 100 mV, the alpha-induced SER was suppressed by 80.0%, and the neutron-induced SER was decreased by 34.4% in the 14T dependable mode over the 7T normal mode.

[1]  H. Yamauchi,et al.  A sub-0.5-V operating embedded SRAM featuring a multi-bit-error-immune hidden-ECC scheme , 2006, IEEE Journal of Solid-State Circuits.

[2]  P. Oldiges,et al.  Single-Event-Upset Critical Charge Measurements and Modeling of 65 nm Silicon-on-Insulator Latches and Memory Cells , 2006, IEEE Transactions on Nuclear Science.

[3]  E. Cannon,et al.  SRAM SER in 90, 130 and 180 nm bulk and SOI technologies , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[4]  Shunsuke Okumura,et al.  Bit error and soft error hardenable 7T/14T SRAM with 150-nm FD-SOI process , 2011, 2011 International Reliability Physics Symposium.

[5]  Shunsuke Okumura,et al.  0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[6]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[7]  Robert K. Henderson,et al.  A 3×3, 5µm pitch, 3-transistor single photon avalanche diode array with integrated 11V bias generation in 90nm CMOS technology , 2010, 2010 International Electron Devices Meeting.

[8]  F. W. Sexton,et al.  Critical charge concepts for CMOS SRAMs , 1995 .

[9]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[10]  Frédéric Wrobel,et al.  Incidence of multi-particle events on soft error rates caused by n-Si nuclear reactions , 2000 .

[11]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[12]  Chung-Ho Chen,et al.  Fault Containment in Cache Memories for TMR Redundant Processor Systems , 1999, IEEE Trans. Computers.

[13]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[14]  Shunsuke Okumura,et al.  A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..

[15]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[16]  J. Conner,et al.  Performance and Variability Comparisons between Multi-Gate FETs and Planar SOI Transistors , 2006, 2006 International Electron Devices Meeting.

[17]  C. Slayman,et al.  JEDEC Standards on Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray Induced Soft Errors , 2011 .

[18]  Shunsuke Okumura,et al.  Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[19]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[20]  P. Dodd,et al.  Radiation effects in SOI technologies , 2003 .