Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models

Petri Nets (PN) modeling has been proposed as an alternative to Ladder Logic Diagram (LLD) modeling to program complex programmable logic controllers (PLCs) due to its high level of abstraction and functionalities. Due to design legacy, existing LLD models are converted to PN models. This paper proposes a new algorithm to efficiently convert existing LLD models to their PN models equivalences. The algorithm can also be used even if there is no existing LLD model to be analyzed. Several actual LLD models have been tested to show the efficiency of the new algorithm compared to existing conversion algorithms. The generated PN models show that the new algorithm is 13.3% to 74.3% more efficient compared to existing LLD-to-PN conversion techniques.

[1]  K. Latha,et al.  Supervisory control of an automated system with ladder logic programming and analysis using Petri nets , 2002, IEEE International Conference on Systems, Man and Cybernetics.

[2]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[3]  Wolfgang Fengler,et al.  Electronic System Design Automation Using High Level Petri Nets , 2000 .

[4]  Pau-Lo Hsu,et al.  A new approach to evaluate ladder logic diagrams and Petri nets via the IF-THEN transformation , 2001, 2001 IEEE International Conference on Systems, Man and Cybernetics. e-Systems and e-Man for Cybernetics in Cyberspace (Cat.No.01CH37236).

[5]  Gi Bum Lee,et al.  Constructing Petri Net State Equation for Ladder Diagram , 2002 .

[6]  Jin S. Lee,et al.  Conversion of Ladder Diagram to Petri Net Using Module Synthesis Technique , 2009 .

[7]  MengChu Zhou,et al.  A comparison of relay ladder logic programming and Petri net approach for sequential industrial control systems , 1995, Proceedings of International Conference on Control Applications.

[8]  M. Khalil-Hani,et al.  Deadlock detection and avoidance using Signal Interpreted Petri Nets , 2012, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

[9]  Norian Marranghello,et al.  Modeling a Processor with a Petri Net Extension for Digital Systems , 2004 .

[10]  P.-L. Hsu,et al.  An improved evaluation of ladder logic diagrams and Petri nets for the sequence controller design in manufacturing systems , 2004 .

[11]  MengChu Zhou,et al.  Comparing ladder logic diagrams and Petri nets for sequence controller design through a discrete manufacturing system , 1994, IEEE Trans. Ind. Electron..

[12]  Mohamed Khalil Hani,et al.  Modeling of a Ladder Logic Processor for High Performance Prgrammable Logic Controller , 2009, 2009 Third Asia International Conference on Modelling & Simulation.