An Effective Approach Based on Partial Duplication for Reducing Soft Error Rate in SRAM-Based FPGA
暂无分享,去创建一个
Bao-Long Guo | Yunyi Yan | Guochang Zhou | Xiang Gao | Jinfu Wu | B. Guo | Yunyi Yan | Jinfu Wu | G. Zhou | Xiang Gao
[1] Maya Gokhale,et al. Dynamic Reconfiguration for Management of Radiation-Induced Faults in FPGAs , 2004, IPDPS.
[2] Mehdi B. Tahoori,et al. An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs , 2004 .
[3] C. Carmichael,et al. Proton Testing of SEU Mitigation Methods for the Virtex FPGA , 2001 .
[4] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[5] Massimo Violante,et al. Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.
[6] C. Carmichael,et al. A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[7] Luigi Carro,et al. Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[8] M.B. Tahoori,et al. Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.
[9] M. Caffrey,et al. SEU Mitigation Techniques for Virtex FPGAs in Space Applications , 1999 .
[10] Mehdi Baradaran Tahoori,et al. Soft error rate estimation and mitigation for SRAM-based FPGAs , 2005, FPGA '05.