Reconfigurable architecture and automated design flow for rapid FPGA-based LDPC code emulation

Multitude of design freedoms of LDPC codes and practical decoders require fast simulations. FPGA emulation is attractive but inaccessible due to its design complexity. We propose a library and script based approach to automate the construction of FPGA emulations. Code parameters and design parameters are programmed either during run time or by script in design time. We demonstrate the architecture and design flow using the LDPC codes for the latest wireless communication standards: each emulation model was auto-constructed within one minute and the peak emulation throughput reached 3.8 Gb/s on a BEE3 platform.

[1]  Shu Lin,et al.  Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[3]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[4]  William Stallings,et al.  Local and Metropolitan Area Networks , 1993 .

[5]  Lara Dolecek,et al.  Design of LDPC decoders for improved low error rate performance: quantization and algorithm choices , 2009, IEEE Transactions on Communications.

[6]  Lara Dolecek,et al.  GEN03-6: Investigation of Error Floors of Structured Low-Density Parity-Check Codes by Hardware Emulation , 2006, IEEE Globecom 2006.

[7]  Ken Mai,et al.  Highly Parallel FPGA Emulation for LDPC Error Floor Characterization in Perpendicular Magnetic Recording Channel , 2009, IEEE Transactions on Magnetics.

[8]  Takashi Mizuochi,et al.  Forward error correction for 100 G transport networks , 2010, IEEE Communications Magazine.

[9]  Aleksandar Kavcic,et al.  The Read Channel , 2008, Proceedings of the IEEE.

[10]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.