Efficient one-pass chase soft-decision BCH decoder for multi-level cell NAND flash memory

BCH codes are adopted in multi-level cell NAND flash memory to increase the storage reliability. Compared with hard-decision decoding of BCH codes, the soft-decision Chase algorithm can achieve significant coding gain by carrying out decoding trials on 2η test vectors. To reduce the complexity of the Chase decoding, a one-pass scheme can be employed to derive the error locators of all test vectors in one run. In this paper, a novel technique is first proposed to reduce the latency and simplify the computation scheduling of the one-pass Chase decoding. Then efficient architectures are developed for the modified one-pass decoding. The hardware complexity of the proposed decoder with η = 4 is analyzed for a (4200, 4096) BCH code. Compared to other soft-decision BCH decoding algorithms, it can achieve much better performance-complexity tradeoff.

[1]  Hsie-Chia Chang,et al.  An improved soft BCH decoder with one extra error compensation , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[2]  Greg Atwood,et al.  Intel StrataFlashTM Memory Technology Overview , 1997 .

[3]  Tong Zhang,et al.  On the Use of Strong BCH Codes for Improving Multilevel NAND Flash Memory Storage Capacity , 2006 .

[4]  Elwyn R. Berlekamp,et al.  Algebraic coding theory , 1984, McGraw-Hill series in systems science.

[5]  Norifumi Kamiya.  On algebraic soft-decision decoding algorithms for BCH codes , 2001, IEEE Trans. Inf. Theory.

[6]  Massimo Rossini,et al.  A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  G. David Forney,et al.  Generalized minimum distance decoding , 1966, IEEE Trans. Inf. Theory.

[8]  Wei Liu,et al.  Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[9]  Zhongfeng Wang,et al.  Error correction for multi-level NAND flash memory using Reed-Solomon codes , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[10]  Xinmiao Zhang,et al.  High-Throughput Interpolation Architecture for Algebraic Soft-Decision Reed–Solomon Decoding , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Yingquan Wu.  Fast Chase Decoding Algorithms and Architectures for Reed–Solomon Codes , 2012, IEEE Transactions on Information Theory.

[12]  David Chase,et al.  Class of algorithms for decoding block codes with channel measurement information , 1972, IEEE Trans. Inf. Theory.