Configurable simulator for computer architecture and organization

This paper presents a novel visual educational configurable simulator for computer architecture and organization (COCONUT). By using the simulator students can create their own processor with an arbitrary architecture and simple organization on the register transfer level, write an assembly program to be executed on the processor and observe the instruction execution phases of the program on the processor. The students can create their processor by using the simulator of a computer system with fixed and configurable parts. The configurable part allows students to use the simulator for defining the instruction decoding of the processor operation unit and the content of the microprogram memory of the processor control unit. The simulator's usage was evaluated at the University of Belgrade—School of Electrical Engineering on two courses for two consecutive school years. The evaluation results showed that 80% of the students stated that the simulator helped them to better understand the course material and that they had a positive user experience with the simulator.

[1]  Sasko Ristov,et al.  Using EDUCache Simulator for the Computer Architecture and Organization Course , 2013, Int. J. Eng. Pedagog..

[2]  Vladimir Pavlovic,et al.  SDLDS—System for Digital Logic Design and Simulation , 2013, IEEE Transactions on Education.

[3]  Zarko Stanisavljevic,et al.  Visual software system for memory interleaving simulation , 2017 .

[4]  Abeer Alsadoon,et al.  Using simulators for teaching computer organization and architecture , 2016, Comput. Appl. Eng. Educ..

[5]  Zaharije Radivojevic,et al.  Design of the Simulator for Teaching Computer Architecture and Organization , 2011, 2011 Second Eastern European Regional Conference on the Engineering of Computer Based Systems.

[6]  M. K. Srilekha,et al.  JAVA based Virtual Lab for Embedded Processor Design , 2016 .

[7]  Veljko M. Milutinovic,et al.  A Survey and Evaluation of Simulators Suitable for Teaching Courses in Computer Architecture and Organization , 2009, IEEE Transactions on Education.

[8]  Luis Tadeu Mendes Raunheitte,et al.  The Use of MARIE® CPU Simulator in the Computer Architecture (CA) Course: An Exploratory Analysis to Assess the Students’ Perception of Learning , 2016 .

[9]  Viswanathan Manickam,et al.  EASE: an extensible architecture simulation engine , 2011, WCCCE '11.

[10]  Abdulhadi Shoufan,et al.  A Web-Based Visualization and Animation Platform for Digital Logic Design , 2015, IEEE Transactions on Learning Technologies.

[11]  Domenico Ponta,et al.  A Simulation Environment for e-Learning in Digital Design , 2007, IEEE Transactions on Industrial Electronics.

[12]  Sasko Ristov,et al.  EDUCache simulator for teaching computer architecture and organization , 2013, 2013 IEEE Global Engineering Education Conference (EDUCON).

[13]  Derek C. Schuurman,et al.  Step-by-step design and simulation of a simple CPU architecture , 2013, SIGCSE '13.

[14]  Carl Burch,et al.  Logisim: a graphical system for logic circuit design and simulation , 2002, JERC.

[15]  Bosko Nikolic,et al.  The VSDS environment based laboratory in computer architecture and organisation , 2011, Comput. Appl. Eng. Educ..

[16]  Nenad Grbanovic,et al.  The visual simulators for architecture and computer organization learning , 2009 .

[17]  Rolf Lindén,et al.  Interactive Exercises for Teaching Logic Circuits , 2016, ITiCSE.

[18]  Harry Budi Santoso,et al.  Measuring the user experience , 2008 .

[19]  Zoran Jovanovic,et al.  Reengineering the SLEEP simulator in a concurrent and distributed programming course , 2014, Comput. Appl. Eng. Educ..

[20]  Vincenzo Catania,et al.  Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator , 2012, IEEE Transactions on Education.

[21]  Nenad Jovanovic,et al.  Curriculum guidelines for undergraduate degree study programs in computer engineering , 2016 .

[22]  Fabrício Vivas Andrade,et al.  MIPS X-Ray: A MARS Simulator Plug-in for Teaching Computer Architecture , 2014, Int. J. Recent Contributions Eng. Sci. IT.

[23]  Pete Sanderson,et al.  MARS: an education-oriented MIPS assembly language simulator , 2006, SIGCSE '06.