Module generators for a regular analog layout
暂无分享,去创建一个
[1] P.R. Gray,et al. OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Bing J. Sheu,et al. SLAM: a smart analog module layout generator for mixed analog-digital VLSI design , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[3] Kurt Keutzer. Three competing design methodologies for ASIC's: architectual synthesis, logic synthesis, logic synthesis and module generation , 1989, DAC '89.
[4] Rob A. Rutenbar,et al. OASYS: a framework for analog circuit synthesis , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.
[5] Bernhard E. Boser,et al. The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .
[6] L. Chua,et al. The double scroll family , 1986 .
[7] Yoichi Shiraishi,et al. A high-packing density module generator for bipolar analog LSIs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[8] W. Gross,et al. Recent developments and trends in bipolar analog arrays , 1987, Proceedings of the IEEE.
[9] Rob A. Rutenbar,et al. Automatic layout of custom analog cells in ANAGRAM , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[10] A. Wedel,et al. An interpolative bandpass converter on a 1.2- mu m BiCMOS analog/digital array , 1993 .
[11] Mohamed I. Elmasry,et al. STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Gerhard Tröster,et al. An Interpolative Bandpass Converter on a 1.2μm BiCMOS Analog/Digital Array (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .
[13] S. Kawada,et al. 1.5 mu m CMOS gate arrays with analog/digital macros designed using common base arrays , 1989 .
[14] K. Keutzer. Three Competing Design Methodologies for ASIC's: Architectural Synthesis, Logic Synthesis and Module Generation , 1989, 26th ACM/IEEE Design Automation Conference.
[15] Masaya Tamamura,et al. A 9.5-Gb/s Si-bipolar ECL array , 1992 .
[16] Eric A. Vittoz,et al. IDAC: an interactive design tool for analog CMOS circuits , 1987 .
[17] R. Schreier,et al. Delta-sigma modulators employing continuous-time circuitry , 1996 .