An "effective" capacitance based delay metric for RC interconnect

Efficient, yet accurate delay estimation for RC interconnect is required for the optimization loop of timing driven physical design tools. For many applications, the Elmore delay metric has been widely used due to its efficiency and ease of use. However, it is well known that the Elmore metric can have significant error since it ignores the resistive shielding of downstream capacitance. We present a new interconnect metric called ECM that accounts for this resistive shielding by computing an effective capacitance to model the downstream capacitance. ECM can also be computed with the same complexity as the Elmore delay and does not require the computation of moment. Experiments show that ECM is significantly more accurate than Elmore delay and is competitive with other metrics that use multiple moments.

[1]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[2]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Andrew B. Kahng,et al.  Two-pole analysis of interconnection trees , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[4]  Chandramouli V. Kashyap,et al.  A two moment RC delay metric for performance optimization , 2000, ISPD '00.

[5]  Lawrence T. Pileggi,et al.  PRIMO: probability interpretation of moments for delay calculation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[6]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  P. R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, ICCAD 1989.

[8]  W. C. Elmore The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[9]  Lawrence T. Pileggi,et al.  Timing metrics for physical design of deep submicron technologies , 1998, ISPD '98.

[10]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[11]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  M. Mueller Signal Delay , 1975, IEEE Trans. Commun..

[14]  Emrah Acar,et al.  h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response , 1998, ICCAD '98.

[15]  Lawrence T. Pileggi,et al.  The Elmore Delay as a Bound for RC Trees with Generalized Input Signals , 1995, 32nd Design Automation Conference.