Subnanosecond self-aligned I2L/MTL circuits

A self-aligned I2L/MTL technology featuring collectors doped from and contacted by polysilicon, self-aligned collector and base contact edges, and metal-interconnected bases is described. Experimental ring-oscillator circuits designed with 2.5-µm design rules and fabricated with this technology exhibit gate delays as small as 0.8 ns atI_{c} = 100µA for fan-in = 1 and fan-out = 3. Increased wiring flexibility and improved circuit density are inherent advantages of this self-aligned technology.

[1]  A. Weinberger.  Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .

[2]  S.A. Evans,et al.  Fabrication of integrated injection logic with electron-beam lithography and ion implantation , 1978, IEEE Transactions on Electron Devices.

[3]  L. M. Ephrath.  The effect of cathode materials on reactive ion etching of silicon and silicon dioxide in a CF4 plasma , 1978 .

[4]  D. O'Brien,et al.  Microprogram sequencer utilizing I3L technology , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  A. Slob,et al.  Integrated injection logic: a new approach to LSI , 1972 .

[6]  F. Klaassen,et al.  Device down scaling and expected circuit performance , 1979 .

[7]  A. Yasuoka,et al.  Vertical injection logic , 1975 .

[8]  H. Hingarh,et al.  A 16-bit monolithic I3L processor , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Sunlin Chou,et al.  An investigation of lateral transistors -d.c. characteristics , 1971 .

[10]  H. H. Berger,et al.  Terminal-oriented model for merged transistor logic (MTL) , 1974 .

[11]  Y. Tokumaru,et al.  I/sup 2/L with a self-aligned double-diffused injector , 1977, IEEE Journal of Solid-State Circuits.

[12]  S. K. Wiedmann,et al.  Merged-transistor logic (MTL)-a low-cost bipolar logic concept , 1972 .

[13]  R. L. Pritchett,et al.  High performance "Upward" Bipolar technology for VLSI , 1978, 1978 International Electron Devices Meeting.