With an increasing demand of low-cost, small-size, high- performance and multi-function portable and wireless applications, System-in-Package (SiP), which provides various advantages including shorter time-to-market, better performance and lower cost and allows a combination of the multiple semiconductor technologies, such as silicon (Si), silicon germanium (SiGe), gallium arsenide (GaAs), has aroused a lot of interest from both industries and academia. With the emergence and breakthrough of certain critical assembly and substrate technologies, SiP technologies become promising solutions for today's short life-cycle consumer electronic products. However, in order to timely deliver a first-pass SiP product and achieve the above mentioned advantages offered by SiP: small-size, low-cost and high-performance, careful and concurrent design in both electrical and thermo-mechanical aspects through skillful modeling, accurate and efficient simulation is needed. Tradeoff among multi-disciplinary performance constraints, manufacturability and cost is a must as well. In this paper, we address the issues, technical challenges, approaches and solutions including inter-disciplinary performance constraints, signal integrity, testability, etc., of designing different types of low-cost and high-yield SiP modules: digital, analog and mixed-signal. Examples covering techniques, methodologies and technologies utilized in designing different types of SiP modules, including electromagnetic (EM) simulation for signal integrity analysis, thermo-mechanical simulation for high-power devices and different substrate technologies will be provided.
[1]
S.K. Pienimaa,et al.
High-density packaging for mobile terminals
,
2004,
IEEE Transactions on Advanced Packaging.
[2]
I.R. Abothu,et al.
Recent advances in low CTE and high density system-on-a-package (SOP) substrate with thin film component integration
,
2006,
56th Electronic Components and Technology Conference 2006.
[3]
N. A. Blum,et al.
MULTICHIP MODULE SUBSTRATES
,
1999
.
[4]
Xinzhong Duo,et al.
Integration of Passives for Receiver Front-End for 5 GHz Wireless LAN Applications
,
2004
.
[5]
M. Mantysalo,et al.
Embedded RF Balun for 3D System-in-Package Solutions
,
2005,
Proceedings Electronic Components and Technology, 2005. ECTC '05..
[6]
J. Knickerbocker,et al.
A CMOS-compatible process for fabricating electrical through-vias in silicon
,
2006,
56th Electronic Components and Technology Conference 2006.
[7]
P. Heino,et al.
The design of miniature 3D RF module
,
2005,
Proceedings Electronic Components and Technology, 2005. ECTC '05..
[8]
A. Teng Cheung,et al.
Dicing die attach films for high volume stacked die application
,
2006,
ECTC 2006.
[9]
David M. Anderson.
Design for Manufacturability: Optimizing Cost, Quality, and Time-To-Market
,
1990
.