论文信息 - Architecture model and resource graph building algorithm for detailed FPGA architecture design

Architecture model and resource graph building algorithm for detailed FPGA architecture design

This paper addresses the issue of designing the detailed architectures of Field-Programmable Gate Arrays (FPGAs), which has a great impact on the overall performances of an FPGA in practice. Firstly, a novel FPGA architecture description model is proposed based on an easy-to-use file format known as YAML. This format permits the description of any detailed architecture of hard blocks and channels. Then a general algorithm of building FPGA resource graph is presented. The proposed model is scalable and capable of dealing with detailed architecture design and can be used in FPGA architecture evaluation system which is developed to enable detailed architecture design. Experimental results show that a maximum of 16.36% reduction in total wirelength and a maximum of 9.34% reduction in router effort can be obtained by making very little changes to detailed architectures, which verifies the necessity and effectiveness of the proposed model.

[1] Steven J. E. Wilton,et al. A New Switch Block for Segmented FPGAs , 1999, FPL.

[2] Daniele Giuseppe Paladino,et al. Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures , 2008 .

[3] Jason Luu,et al. Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect , 2011, FPGA '11.

[4] Kenneth B. Kent,et al. The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[5] Jonathan Rose,et al. On the difficulty of pin-to-wire routing in FPGAs , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[6] Vaughn Betz,et al. Automatic generation of FPGA routing architectures from high-level descriptions , 2000, FPGA '00.

[7] Guy Lemieux,et al. Analytical Framework for Switch Block Design , 2002, FPL.

[8] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[9] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.