论文信息 - A systolic realization for 2-D digital filters

A systolic realization for 2-D digital filters

Systolic hardware realizations for two-dimensional finite-impulse-response (FIR) and infinite-impulse-response (IIR) digital filters are presented. The structure permits the 2-D input data to be scanned row-wise and broadcasted one value at a time to various processing elements. Shift registers are used to store the required data needed by the 2-D recursive equation. A processing element can be implemented in VLSI, and as many of these as are required to satisfy the order of the filter can be used to build the total structure. >

Maher A. Sid-Ahmed

[1] M. Hatamian,et al. A 70-MHz 8-bit/spl times/8-bit parallel pipelined multiplier in 2.5-/spl mu/m CMOS , 1986 .

[2] H. T. Kung. Why systolic architectures? , 1982, Computer.

[3] S. Mitra,et al. Realizations of two-dimensional recursive digital filters , 1975 .

[4] Chrysostomos L. Nikias,et al. Realization of two-dimensional digital filters by LU decomposition of their transfer function , 1984, ICASSP.

[5] George A. Lampropoulos,et al. A new realization fo 2-D digital filters , 1987, IEEE Trans. Acoust. Speech Signal Process..

[6] Shervin Erfani,et al. Digital design of two-dimensional LC structures , 1981 .

[7] S. Mitra,et al. Decision methods and realization of 2-D digital filters using minimum number of delay elements , 1980 .