Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors
暂无分享,去创建一个
Sung-Jin Choi | Yang-Kyu Choi | Dong-Il Moon | J P Duarte | Yang‐Kyu Choi | Sung-Jin Choi | Dong-il Moon | J. Duarte
[1] Chi-Woo Lee,et al. Reduced electric field in junctionless transistors , 2010 .
[2] Tan Kaizhou,et al. Investigation into sub-threshold performance of double-gate accumulation-mode SOI PMOSFET , 2007, 2007 7th International Conference on ASIC.
[3] Chi-Woo Lee,et al. Nanowire transistors without junctions. , 2010, Nature nanotechnology.
[4] Adrian M Ionescu,et al. Nanowire transistors made easy. , 2010, Nature nanotechnology.
[5] Chi-Woo Lee,et al. Junctionless multigate field-effect transistor , 2009 .
[6] Chi-Woo Lee,et al. Low subthreshold slope in junctionless multigate transistors , 2010 .
[7] Jean-Pierre Colinge,et al. Performance estimation of junctionless multigate transistors , 2010 .
[8] Sung-Jin Choi,et al. Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.
[9] Jean-Pierre Colinge,et al. Conduction mechanisms in thin-film accumulation-mode SOI p-channel MOSFETs , 1990 .
[10] A. Kranti,et al. Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.