Parametric investigation of latch-up sensitivity in 1.25 μm CMOS technology
暂无分享,去创建一个
J. S. Cable | K. N. Vu | J. Cable | Y. Song | A. R. Coulson | Y. Song | S. C. Lizotte | A. M. Miscione | K. Vu | S. Lizotte
[1] D.S. Zicherman,et al. A highly latchup-immune 1-µm CMOS technology fabricated with 1-MeV ion implantation and self-aligned TiSi2 , 1986, IEEE Transactions on Electron Devices.
[2] E. Sangiorgi,et al. Three-dimensional distribution of CMOS latch-up current , 1987, IEEE Electron Device Letters.
[3] R.A. Martin,et al. Three-dimensional effects in CMOS latch-up , 1986, 1986 International Electron Devices Meeting.
[4] A. Ochoa,et al. A Discussion of the Role of Distributed Effects in Latch-Up , 1981, IEEE Transactions on Nuclear Science.
[5] J.A. Seitchik,et al. An analytic model of holding voltage for latch-up in epitaxial CMOS , 1987, IEEE Electron Device Letters.
[6] A. A. Witteles,et al. The Dependence of Latch-Up Sensitivity on Layout Features in CMOS Integrated Circuits , 1986, IEEE Transactions on Nuclear Science.