A customized lattice reduction multiprocessor for MIMO detection

Lattice reduction (LR) is a preprocessing technique for multiple-input multiple-output (MIMO) symbol detection to achieve better bit error-rate (BER) performance. In this paper, we propose a customized homogeneous multiprocessor for LR. Each individual core is based on transport triggered architecture (TTA). We propose a few modifications of the popular LR algorithm, Lenstra-Lenstra-Lovász (LLL) for high throughput. High level programming is used to implement the control path of the TTA cores and several special function units are designed to accelerate the program. The multiprocessor takes 187 cycles to reduce a single matrix for LR. The architecture is synthesized on 90 nm technology and takes 405 kgates at 210 MHz.

[1]  Markku J. Juntti,et al.  An adaptive detector implementation for MIMO-OFDM downlink , 2014, 2014 9th International Conference on Cognitive Radio Oriented Wireless Networks and Communications (CROWNCOM).

[2]  M. Seysen,et al.  Simultaneous reduction of a lattice basis and its reciprocal basis , 1993, Comb..

[3]  Yuan-Hao Huang,et al.  Power-Saving 4 $\times$ 4 Lattice-Reduction Processor for MIMO Detection With Redundancy Checking , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  浅沼 広子,et al.  High-Throughput な迅速凍結標本の作製 , 2002 .

[5]  I. Vaughan L Clarkson,et al.  Approximation of linear forms by lattice points with applications to signal processing , 1997 .

[6]  Peter A. Hoeher,et al.  Fixed Complexity LLL Algorithm , 2009, IEEE Transactions on Signal Processing.

[7]  Andreas Peter Burg,et al.  A Lattice Reduction-Aided MIMO Channel Equalizer in 90 nm CMOS Achieving 720 Mb/s , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Olli Silven,et al.  Design of a transport triggered vector processor for turbo decoding , 2014 .

[9]  László Lovász,et al.  Factoring polynomials with rational coefficients , 1982 .

[10]  Andreas Peter Burg,et al.  VLSI implementation of a low-complexity LLL lattice reduction algorithm for MIMO detection , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Dirk Wübben,et al.  Lattice Reduction , 2011, IEEE Signal Processing Magazine.

[12]  Markku J. Juntti,et al.  Design of a Transport Triggered Architecture Processor for Flexible Iterative Turbo Decoder , 2015, ArXiv.

[13]  Tharmalingam Ratnarajah,et al.  Rapid Prototyping of Clarkson's Lattice Reduction for MIMO Detection , 2009, 2009 IEEE International Conference on Communications.

[14]  P. Glenn Gulak,et al.  High-Throughput 0.13-$\mu{\rm m}$ CMOS Lattice Reduction Core Supporting 880 Mb/s Detection , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Rudy Lauwereins,et al.  Exploration of Lattice Reduction Aided Soft-Output MIMO Detection on a DLP/ILP Baseband Processor , 2013, IEEE Transactions on Signal Processing.