IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization

As CMOS technology scales continually, interconnect power has become a significant part of total chip power. Without compromising performance, timing slacks can be utilized to optimize interconnect power efficiently. The optimization of total interconnect power is affected not only by the properties of each interconnect as well as the timing constraint, but also by the circuit topology. In this paper, we introduce a novel slack distribution algorithm IPOSA to optimize interconnect power efficiently. A piecewise linear model is proposed to quantify the relationship between interconnect power reduction and timing slack amount, considering the interconnect length and the switching activity. Monte Carlo analysis shows our piecewise model is accurate enough that the average error is 1.7%. Based on the piecewise linearity of the model, we propose an iterative slack distribution algorithm which minimizes total interconnect power with given performance constraint. The experimental results show that our algorithm can achieve 41.7% interconnect power reduction on average.

[1]  Abhijit Chatterjee,et al.  HA2TSD: hierarchical time slack distribution for ultra-low power CMOS VLSI , 2002, ISLPED '02.

[2]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1996 .

[3]  D. Sylvester,et al.  Minimizing total power by simultaneous Vdd/Vth assignment , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[4]  Eby G. Friedman,et al.  Uniform repeater insertion in RC trees , 2000 .

[5]  Andrew V. Goldberg,et al.  Solving minimum-cost flow problems by successive approximation , 1987, STOC.

[6]  Majid Sarrafzadeh,et al.  An effective algorithm for gate-level power-delay tradeoff using two voltages , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[7]  Dhanistha Panyasak,et al.  Circuits , 1995, Annals of the New York Academy of Sciences.

[8]  Li Shang,et al.  TAPHS: thermal-aware unified physical-level and high-level synthesis , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[9]  Ravi Nair,et al.  Generation of performance constraints for layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Xuan Zeng,et al.  Power-optimal simultaneous buffer insertion/sizing and uniform wire sizing for single long wires , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  Wayne Burleson,et al.  A practical approach to DSM repeater insertion: satisfying delay constraints while minimizing area and power , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[12]  Majid Sarrafzadeh,et al.  Simultaneous scheduling, binding and floorplanning for interconnect power optimization , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[13]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, ICCAD 2007.

[14]  Xun Liu,et al.  Power macromodeling of global interconnects considering practical repeater insertion , 2004, GLSVLSI '04.

[15]  Niraj K. Jha,et al.  Interconnect-aware high-level synthesis for low power , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[16]  Kaustav Banerjee,et al.  A power-optimal repeater insertion methodology for global interconnects in nanometer designs , 2002 .

[17]  David G. Chinnery,et al.  Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization , 2003, ISLPED '03.