ADEN: an environment for digital receiver ASIC design

Different levels of abstraction are suited for algorithm design and hardware architecture development. This paper presents a tool (ADEN) that provides a link from system design to VLSI implementation. It generates synchronous timed descriptions of digital hardware from dynamic data-flow system level configurations. It allows one to make use of optimized architectures available for a broad range of communication system components. These components are kept in the extensible ComBox library which provides a means to characterize their data-flow and timing properties. The design methodology together with the tool operation and the library concept are explained. An actual design example is presented to demonstrate the effectiveness of this approach.

[1]  Edward A. Lee Consistency in Dataflow Graphs , 1991, IEEE Trans. Parallel Distributed Syst..

[2]  H. Meyr,et al.  Systematic design optimization of a competitive soft-concatenated decoding system , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[3]  Heinrich Meyr,et al.  A digital feedforward differential detection MSK receiver for packet-based mobile radio , 1994, Proceedings of IEEE Vehicular Technology Conference (VTC).

[4]  Peter Zepter,et al.  Generating synchronous timed descriptions of digital receivers from dynamic data flow system level configuration , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[5]  Glenn Jennings A case against event-driven simulation for digital system design , 1991, Annual Simulation Symposium.

[6]  Thomas Kailath,et al.  Obtaining schedules for digital systems , 1991, IEEE Trans. Signal Process..