论文信息 - Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems

Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems

Trends in high performance computing (HPC) systems point to ever-decreasing power delivery network (PDN) impedances. While there is no particular theoretical minimum impedance, practical limitations present boundaries which will be difficult to exceed. In this paper, we explore specifically the practical limitations of the printed circuit board (PCB) portion of the PDN, concluding that useful implementations will be limited to on the order of 0.2 mOhms below 1 MHz, rising to roughly 0.4 mOhms at 10 MHz, and increasing with frequency thereafter.

Barry K. Gilbert | Erik S. Daniel | Chad M. Smutzer

[1] AN 574 : Printed Circuit Board ( PCB ) Power Delivery Network ( PDN ) Design Methodology , 2008 .

[2] Istvan Novak,et al. Comparison of Power Distribution Network Design Methods , 2006 .

[3] Kenji Araki,et al. Improved target impedance and IC transient current measurement for power distribution network design , 2010, 2010 IEEE International Symposium on Electromagnetic Compatibility.

[4] Larry D. Smith,et al. Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[5] Phillip Stanley-Marbell,et al. Pinned to the walls — Impact of packaging and application properties on the memory and power walls , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.