The design of today's complex digital signal processing systems, such as communication equipment, increasingly relies on sophisticated CAD tools for block diagram oriented analysis and simulation. Recent work has been concerned with the integration of such simulation tools and those for implementation, i.e. for hardware or software synthesis. Data flow oriented approaches have proven to be very well suited for both tasks due to the nature of most digital signal processing applications. The control of multiple cooperating data flow tasks (including resource management) is an important issue in most digital signal processor (DSP) based systems. This paper describes the integration of control flow into data flow oriented simulation and synthesis. A heterogeneous modeling scheme is proposed. The focus is kept on maintaining the efficiency and simplicity of the data paths while offering additional expressiveness which-as does the data flow paradigm-closely matches the way of thinking of communications system engineers. The usefulness of the novel concepts is demonstrated by a prototype implementation of a digital receiver for wireless data communication.<<ETX>>
[1]
Heinrich Meyr,et al.
Optimum vectorization of scalable synchronous dataflow graphs
,
1993,
Proceedings of International Conference on Application Specific Array Processors (ASAP '93).
[2]
Edward A. Lee,et al.
Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing
,
1989,
IEEE Transactions on Computers.
[3]
Heinrich Meyr,et al.
DIRECS: system design of a 100 Mbit/s digital receiver
,
1992
.
[4]
Jan M. Rabaey,et al.
DSP specification using the Silage language
,
1990
.
[5]
Edward A. Lee,et al.
Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems
,
2001,
Int. J. Comput. Simul..
[6]
Heinrich Meyr,et al.
High-Level Software Synthesis for the Design of Communication Systems
,
1993,
IEEE J. Sel. Areas Commun..
[7]
Edward A. Lee.
Consistency in Dataflow Graphs
,
1991,
IEEE Trans. Parallel Distributed Syst..