Characterizing and Understanding the Bandwidth Behavior of Workloads on Multi-core Processors
暂无分享,去创建一个
[1] Weiwu Hu,et al. Microarchitecture of the Godson-2 Processor , 2005, Journal of Computer Science and Technology.
[2] Guang R. Gao,et al. Experience on optimizing irregular computation for memory hierarchy in manycore architecture , 2008, ACM SIGPLAN Symposium on Principles & Practice of Parallel Programming.
[3] Onur Mutlu,et al. Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[4] Yuan Chou,et al. Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[5] Dongrui Fan,et al. Architectural support for cilk computations on many-core architectures , 2009, PPoPP '09.
[6] Dongrui Fan,et al. A Performance Model of Dense Matrix Operations on Many-Core Architectures , 2008, Euro-Par.
[7] Trevor N. Mudge,et al. Trace-driven memory simulation: a survey , 1997, CSUR.
[8] Guang R. Gao,et al. A parallel dynamic programming algorithm on a multi-core architecture , 2007, SPAA '07.