Impact of etch angles on cell characteristics in 3D NAND flash memory

Abstract We investigated the impact of etch angles on cell characteristics of 3D NAND flash memory structures. The cell characteristics were extracted from simulations with an empirical etch profile, which was analyzed through comparisons to completely vertical conditions. Here, we observed that a narrowing of the poly-silicon channel width due to etch angles increased the channel resistance, which resulted in an on-current degradation of approximately 19% for an etch angle of 89.2°. The degradation in cell characteristics also became worse as the number of word-lines changed from low to high levels. Additionally, the difference in channel hole size between upper and lower stage aggravated the cell uniformity along the channel, hence the threshold voltage distribution was broadening in the smaller etch angle. We confirmed that critical dimensions should be well-controlled to minimize the etch angles, which provide significant on-current reduction and program characteristics distortion. These results led to an appropriated standard to implement high stack 3D NAND flash memory.

[1]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[2]  Gyoyoung Jin,et al.  Scaling and reliability of NAND flash devices , 2014, 2014 IEEE International Reliability Physics Symposium.

[3]  Su-Jin Ahn,et al.  Evolution of NAND Flash Memory: From 2D to 3D as a Storage Market Leader , 2017, 2017 IEEE International Memory Workshop (IMW).

[4]  A. Schenk.  A model for the field and temperature dependence of Shockley-Read-Hall lifetimes in silicon , 1992 .

[5]  Seok-Hee Lee,et al.  Technology scaling challenges and opportunities of memory devices , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[6]  Junhee Lim,et al.  A new ruler on the storage market: 3D-NAND flash for high-density memory and its technology evolutions and challenges on the future , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[7]  L. Colalongo,et al.  Numerical analysis of poly-TFTs under off conditions , 1997 .

[8]  Lingli Wang,et al.  Analytical Models for Electric Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors , 2014, IEEE Transactions on Electron Devices.

[9]  B. Iñíguez,et al.  Continuous analytic I-V model for surrounding-gate MOSFETs , 2004, IEEE Electron Device Letters.

[10]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[11]  Luca Crippa,et al.  Inside NAND Flash Memories , 2010 .

[12]  W. Lochmann,et al.  Phonon-assisted Auger recombination in Si with direct calculation of the overlap integrals , 1980 .

[13]  Yoondong Park,et al.  Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage , 2006, 2009 Symposium on VLSI Technology.

[14]  Yoon-Hee Choi,et al.  Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming , 2014, IEEE Journal of Solid-State Circuits.

[15]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[16]  Abhinav Kranti,et al.  A two-dimensional analytical model for thin film fully depleted surrounding gate (SGT) MOSFET , 2000, 2000 Asia-Pacific Microwave Conference. Proceedings (Cat. No.00TH8522).

[17]  Jeong-Don Ihm,et al.  256 Gb 3 b/Cell V-nand Flash Memory With 48 Stacked WL Layers , 2017, IEEE Journal of Solid-State Circuits.