Single-event upset in commercial silicon-on-insulator PowerPC microprocessors

Single-event upset effects from heavy ions and protons are measured for Motorola and IBM silicon-on-insulator (SOI) microprocessors, and compared with results for similar devices with bulk substrates. The cross sections of the SOI processors are lower than their bulk counterparts, but the threshold is about the same, even though the charge collections depth is more than an order of magnitude smaller in the SOI devices. The upset rates are low enough to allow these devices to be used in space applications where occasional register or functional operating errors can be tolerated.

[1]  Hyungsoon Shin.  Modeling of alpha-particle-induced soft error rate in DRAM , 1999 .

[2]  T. Chapuis,et al.  Seu And Latch-up Results For Sparc Processors , 1993, 1993 IEEE Radiation Effects Data Workshop.

[3]  T. Iwamatsu,et al.  Impact of 0.10 /spl mu/m SOI CMOS with body-tied hybrid trench isolation structure to break through the scaling crisis of silicon technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4]  Farokh Irom,et al.  Single-event upset in the PowerPC750 microprocessor , 2001 .

[5]  O. Musseau.  Single-event effects in SOI technologies and devices , 1996 .

[6]  E. A. Burke,et al.  Calculation of Cosmic-Ray Induced Soft Upsets and Scaling in VLSI Devices , 1982, IEEE Transactions on Nuclear Science.

[7]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[8]  D. Schepis,et al.  Total-dose and SEU characterization of 0.25 micron CMOS/SOI integrated circuit memory technologies , 1997 .

[9]  A. H. Johnston.  Radiation effects in advanced microelectronics technologies , 1997 .

[10]  R. Velazco,et al.  Heavy ion test results for the 68020 microprocessor and the 68882 coprocessor , 1991 .

[11]  David J. Frank,et al.  Nanoscale CMOS , 1999, Proc. IEEE.

[12]  D. S. Walsh,et al.  SEU-sensitive volumes in bulk and SOI SRAMs from first-principles calculations and experiments , 2001 .

[13]  D. M. Hiemstra,et al.  Single event upset characterization of the Pentium(R) MMX and Pentium(R) II microprocessors using proton irradiation , 1999 .

[14]  R. Koga,et al.  Techniques of Microprocessor Testing and SEU-Rate Prediction , 1985, IEEE Transactions on Nuclear Science.

[15]  S. Narasimha,et al.  A high performance 0.13 /spl mu/m SOI CMOS technology with Cu interconnects and low-k BEOL dielectric , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).