Impact of technology parameters on device performance of UTB-SOI CMOS
暂无分享,去创建一个
Michael Specht | Johannes Kretz | Wolfgang Rösner | L. Dreeskornfeld | Christian Pacha | L. Risch | T. Schulz | F. Hofmann | Erhard Landgraf | Jessica Hartwich | Richard Johannes Luyken | M. Städele
[1] Chenming Hu,et al. An adjustable work function technology using Mo gate for CMOS devices , 2002, IEEE Electron Device Letters.
[2] T. Schulz,et al. Impact of technology parameters on inverter delay of UTB-SOI CMOS , 2002, 2002 IEEE International SOI Conference.
[3] Chenming Hu,et al. Ultrathin-body SOI MOSFET for deep-sub-tenth micron era , 2000, IEEE Electron Device Letters.
[4] V. Misra,et al. Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).