A survey of neural network accelerator with software development environments

Recent years, the deep learning algorithm has been widely deployed from cloud servers to terminal units. And researchers proposed various neural network accelerators and software development environments. In this article, we have reviewed the representative neural network accelerators. As an entirety, the corresponding software stack must consider the hardware architecture of the specific accelerator to enhance the end-to-end performance. And we summarize the programming environments of neural network accelerators and optimizations in software stack. Finally, we comment the future trend of neural network accelerator and programming environments.

[1]  Srihari Cadambi,et al.  A Massively Parallel, Energy Efficient Programmable Accelerator for Learning and Classification , 2012, TACO.

[2]  F ROSENBLATT,et al.  The perceptron: a probabilistic model for information storage and organization in the brain. , 1958, Psychological review.

[3]  Geoffrey E. Hinton,et al.  Application of Deep Belief Networks for Natural Language Understanding , 2014, IEEE/ACM Transactions on Audio, Speech, and Language Processing.

[4]  Joel Emer,et al.  Eyeriss: an Energy-efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks Accessed Terms of Use , 2022 .

[5]  Ninghui Sun,et al.  DianNao family , 2016, Commun. ACM.

[6]  Jürgen Schmidhuber,et al.  Long Short-Term Memory , 1997, Neural Computation.

[7]  Yee Whye Teh,et al.  A Fast Learning Algorithm for Deep Belief Nets , 2006, Neural Computation.

[8]  Yimin Zhuang,et al.  ZhuQue: A Neural Network Programming Model Based on Labeled Data Layout , 2019, APPT.

[9]  Shaoli Liu,et al.  Cambricon: An Instruction Set Architecture for Neural Networks , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).

[10]  Zidong Du,et al.  DLIR: An Intermediate Representation for Deep Learning Processors , 2018, NPC.

[11]  Yueting Zhuang,et al.  DeepSaliency: Multi-Task Deep Neural Network Model for Salient Object Detection , 2015, IEEE Transactions on Image Processing.

[12]  Chang Wu,et al.  A Reconfigurable Accelerator for Sparse Convolutional Neural Networks , 2019, FPGA.

[13]  Yimin Zhuang,et al.  Compiling Optimization for Neural Network Accelerators , 2019, APPT.

[14]  Aggelos K. Katsaggelos,et al.  Image restoration using a modified Hopfield network , 1992, IEEE Trans. Image Process..

[15]  Gerald Penn,et al.  Convolutional Neural Networks for Speech Recognition , 2014, IEEE/ACM Transactions on Audio, Speech, and Language Processing.

[16]  Zhongliang Jing,et al.  Multi-focus image fusion using pulse coupled neural network , 2007, Pattern Recognit. Lett..

[17]  Mikko H. Lipasti,et al.  BenchNN: On the broad potential application scope of hardware neural network accelerators , 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC).

[18]  Geoffrey E. Hinton,et al.  Speech recognition with deep recurrent neural networks , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[19]  T. Mohsenin,et al.  SPARCNet , 2017 .

[20]  R. J. Kuo,et al.  Integration of self-organizing feature maps neural network and genetic K-means algorithm for market segmentation , 2006, Expert Syst. Appl..

[21]  Tian Zhi,et al.  BSHIFT: A Low Cost Deep Neural Networks Accelerator , 2018, International Journal of Parallel Programming.

[22]  Tadahiro Kuroda,et al.  BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W , 2018, IEEE Journal of Solid-State Circuits.

[23]  Tamás Roska,et al.  A digital multiprocessor hardware accelerator board for cellular neural networks: CNN-HAC , 1992, Int. J. Circuit Theory Appl..