High-Speed Operation of an SFQ Butterfly Processing Circuit for FFT Processors Using the 10 kA/cm2 Nb Process

Our aim is the development of a high-speed and low-power-dissipation fast Fourier transform processor using single-flux-quantum circuits. We have been working on the development of the core processing circuit, a butterfly processing circuit. In our previous study, we designed an integer-type butterfly processing circuit using the AIST 10 kA/cm2 Nb advanced process and confirmed its high-speed operation at the local clock frequency of 50 GHz. In this study, we propose a configuration for signed-number calculation based on the two's complement conversion. We designed a butterfly processing circuit for signed numbers by using the AIST 10 kA/cm2 Nb advanced process and confirmed its high-speed operation at the maximum local clock frequency of 51.6 GHz.

[1]  Mateus Beck Fonseca,et al.  Design of pipelined butterflies from Radix-2 FFT with Decimation in Time algorithm using efficient adder compressors , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[2]  Yuki Yamanashi,et al.  50 GHz Demonstration of an Integer-Type Butterfly Processing Circuit for an FFT Processor Using the 10 kA/cm2 Nb Process , 2015, IEICE Trans. Electron..

[3]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[4]  O.A. Mukhanov,et al.  Advanced on-chip test technology for RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.

[5]  60-GHz demonstration of an SFQ half-precision bit-serial floating-point adder using 10 kA/cm2 Nb process , 2013, 2013 IEEE 14th International Superconductive Electronics Conference (ISEC).

[6]  Y. Yamanashi,et al.  Design, Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Multiplier , 2009, IEEE Transactions on Applied Superconductivity.

[7]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[8]  Naofumi Takagi,et al.  Novel Serial-Parallel Converter Using SFQ Logic Circuits , 2008 .

[9]  O. Mukhanov,et al.  Implementation of a FFT radix 2 butterfly using serial RSFQ multiplier-adders , 1995, IEEE Transactions on Applied Superconductivity.

[10]  N. Yoshikawa,et al.  Data-driven self-timed RSFQ high-speed test system , 1997, IEEE Transactions on Applied Superconductivity.

[11]  James A. Hutchby,et al.  Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.

[12]  N Yoshikawa,et al.  High-Speed Test of a Radix-2 Butterfly Processing Element for Fast Fourier Transforms Using SFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.

[13]  Y. Yamanashi,et al.  Study of LR-Loading Technique for Low-Power Single Flux Quantum Circuits , 2007, IEEE Transactions on Applied Superconductivity.

[14]  Shuichi Nagasawa,et al.  Development of advanced Nb process for SFQ circuits , 2004 .