How Much Can Data Compressibility Help to Improve NAND Flash Memory Lifetime?
暂无分享,去创建一个
Ming Zhao | Tong Zhang | Jun Ma | Kai Zhao | Xuebin Zhang | Jiangpeng Li | Ming Zhao | Tong Zhang | Kai Zhao | Jun Ma | Jiangpeng Li | Xuebin Zhang
[1] Wolfgang Reif,et al. Abstract Specification of the UBIFS File System for Flash Memory , 2009, FM.
[2] J. Kessenich,et al. Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.
[3] Onur Mutlu,et al. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[4] Tong Zhang,et al. On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Sang Lyul Min,et al. A space-efficient flash translation layer for CompactFlash systems , 2002, IEEE Trans. Consumer Electron..
[6] Angelos Bilas,et al. Using transparent compression to improve SSD-based I/O caches , 2010, EuroSys '10.
[7] Xavier Jimenez,et al. Wear unleveling: improving NAND flash lifetime by balancing page endurance , 2014, FAST.
[8] Kern Koh,et al. A flash compression layer for SmartMedia card systems , 2004, IEEE Transactions on Consumer Electronics.
[9] Tong Zhang,et al. Realizing Unequal Error Correction for nand Flash Memory at Minimal Read Latency Overhead , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[10] Tei-Wei Kuo,et al. Real-time garbage collection for flash-memory storage systems of real-time embedded systems , 2004, TECS.
[11] Tong Zhang,et al. Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] Abraham Lempel,et al. A universal algorithm for sequential data compression , 1977, IEEE Trans. Inf. Theory.
[13] Hsie-Chia Chang,et al. An efficient BCH decoder with 124-bit correctability for multi-channel SSD applications , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).
[14] Anand Sivasubramaniam,et al. Leveraging Value Locality in Optimizing NAND Flash-based SSDs , 2011, FAST.
[15] Richard D. Wesel,et al. Soft Information for LDPC Decoding in Flash: Mutual-Information Optimized Quantization , 2011, 2011 IEEE Global Telecommunications Conference - GLOBECOM 2011.
[16] Tian Luo,et al. CAFTL: A Content-Aware Flash Translation Layer Enhancing the Lifespan of Flash Memory based Solid State Drives , 2011, FAST.
[17] Shuhei Tanakamaru,et al. Over-10×-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme , 2012, 2012 IEEE International Solid-State Circuits Conference.
[18] Jin-Soo Kim,et al. Compression Support for Flash Translation Layer , 2010 .
[19] Youyou Lu,et al. Extending the lifetime of flash-based storage through reducing write amplification from file systems , 2013, FAST.
[20] In-Cheol Park,et al. 6.4Gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers , 2012, 2012 IEEE International Solid-State Circuits Conference.
[21] Sungjin Lee,et al. Improving performance and lifetime of solid-state drives using hardware-accelerated compression , 2011, IEEE Transactions on Consumer Electronics.
[22] Richard D. Wesel,et al. Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories , 2013, IEEE Journal on Selected Areas in Communications.
[23] Joo Young Hwang,et al. F2FS: A New File System for Flash Storage , 2015, FAST.
[24] Sivan Toledo,et al. Algorithms and data structures for flash memories , 2005, CSUR.
[25] Heeseung Jo,et al. A superblock-based flash translation layer for NAND flash memory , 2006, EMSOFT '06.
[26] Cheng Li,et al. Nitro: A Capacity-Optimized SSD Cache for Primary Storage , 2014, USENIX Annual Technical Conference.