Novel FPGA Based Hardware Realization Of Arbitrary Functions

For quite some time the area of ASIC design has assumed unprecedented importance due to its applications in almost a ll spheres. With the advent of the reconfigurable FPGAs (Field Programmable Gate Arrays), ASICs offer flexibility, which is not common in the specific purpose hardware domain. The recent advances made in the field of VLSI Design and implementation demand increasing use of FPGAs. The FPGA based systems are revolutionizing many forms of computational and digital logic. In simulation, the FPGA based systems provide orders of magnitude higher speed of operation than the usual software simulation. An FPGA based computing machine achieves the highest performance implementation for many types of applications. In multi-mode systems, the FPGA based designs yield considerable hardware savings and provide truly generic hardware. Owing to such advantages and unbeatable characteristics, FPGAs have grown from a simple glue logic replacement to the basis of a huge range of reprogrammable systems. The potential of FPGA based systems will be utilized for hardware realization of arbitrary functions/waveforms with special characteristics needed in many electronic and communication applications. Special emphasis will be laid on the design and implementation of functions/ waveforms with very precise requirements in terms of frequency, phase, amplitude and wave shapes etc. With the help of high level design techniques, the designs will be targeted to many available technologies and devices and a comparative study with reference to the special requirements will be made. Use of orthogonal functions will be made to realize many different types of functions with precision characteristics.

[1]  Shuja A. Abbasi,et al.  FPGA Based Digital Waveform Generation using Walsh Functions , 2006 .

[2]  Maya Gokhale,et al.  Stream-oriented FPGA computing in the Streams-C high level language , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[3]  Sadiq M. Sait,et al.  VLSI Physical Design Automation - Theory and Practice , 1995, Lecture Notes Series on Computing.

[4]  Robert K. Brayton,et al.  Improvements to Technology Mapping for LUT-Based FPGAs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Antonio García,et al.  IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Paul S. Zuchowski,et al.  Issues and strategies for the physical design of system-on-a-chip ASICs , 2002, IBM J. Res. Dev..

[7]  Zoran Salcic VHDL and FPLDs in Digital Systems Design, Prototyping and Customization , 1998 .

[8]  Jens Sparsø,et al.  Scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[9]  Chong-Min Kyung,et al.  Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[11]  Michael John Sebastian Smith,et al.  Application-specific integrated circuits , 1997 .

[12]  Paul M. Brown A Guide to Analog ASICs , 1991 .

[13]  Kevin B. Skahill,et al.  VHDL for Programmable Logic , 1996 .