Automatic Compilation of Data-Driven Circuits

This paper describes a method of synthesising asynchronous circuits based on the Handshake Circuit paradigm but employing a data-driven, rather than the control-driven, style. This approach attempts to combine the performance advantages of data-driven asynchronous design styles with the handshake circuit style of construction. The integration into the existing Balsa design flow of a compiler for descriptions written in a new data- driven language is described. The method is demonstrated using a significant design example - a 32 bit microprocessor. This example shows that the data-driven circuit style provides better performance than conventional control-driven Balsa circuits.

[1]  Steven M. Nowick,et al.  Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems , 2002, DAC '02.

[2]  Alain J. Martin,et al.  High-level synthesis of asynchronous systems by data-driven decomposition , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[3]  Takashi Nanya,et al.  TITAC: design of a quasi-delay-insensitive microprocessor , 1994, IEEE Design & Test of Computers.

[4]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[5]  John Teifel,et al.  Static tokens: using dataflow to automate concurrent pipeline synthesis , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[6]  Bill Lin,et al.  Control resynthesis for control-dominated asynchronous designs , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[7]  Doug A. Edwards,et al.  Performance-driven syntax-directed synthesis of asynchronous processors , 2007, CASES '07.

[8]  Andrew Bardsley.  Implementing Balsa Handshake Circuits , 2000 .

[9]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[10]  Luis A. Plana,et al.  Architectural optimization for low-power nonpipelined asynchronous systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Seth Copen Goldstein,et al.  C to Asynchronous Dataflow Circuits: An End-to-End Toolflow , 2004 .

[12]  Jim D. Garside,et al.  SPA - a secure Amulet core for smartcard applications , 2003, Microprocess. Microsystems.

[13]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[14]  Niraj K. Jha,et al.  MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines , 1999 .

[15]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[16]  Doug A. Edwards,et al.  Attacking control overhead to improve synthesised asynchronous circuit performance , 2005, 2005 International Conference on Computer Design.

[17]  Doug A. Edwards,et al.  A burst-mode oriented back-end for the Balsa synthesis system , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.