Performance analysis of asynchronous buffered banyan networks
暂无分享,去创建一个
[1] Paul G. Spirakis,et al. Queueing delays in buffered multistage interconnection networks , 2018, SIGMETRICS '87.
[2] Alan Weiss,et al. The Distribution of Waiting Times in Clocked Multistage Interconnection Networks , 1988, IEEE Trans. Computers.
[3] Hisashi Kobayashi,et al. Queueing Models for Computer Communications System Analysis , 1977, IEEE Trans. Commun..
[4] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.
[5] Janak H. Patel. Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.
[6] P. Kuehn,et al. Approximate Analysis of General Queuing Networks by Decomposition , 1979, IEEE Trans. Commun..
[7] Yih-Chyun Jenq,et al. Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..
[8] Walter L. Smith. On the distribution of queueing times , 1953, Mathematical Proceedings of the Cambridge Philosophical Society.
[9] K. T. Marshall. Some Relationships Between the Distributions of Waiting Time, Idle Time and Interoutput Time in the $GI/ G/1$ Queue , 1968 .