A high reliable design of memristor-based multilevel memory
暂无分享,去创建一个
Shen Yi | Wang Xiao Ping | Wang Zi Ying | Shen Yi | W. Ping | Wang Ying
[1] Y. V. Pershin,et al. SPICE Model of Memristive Devices with Threshold , 2012, 1204.2600.
[2] Hyongsuk Kim,et al. Memristor-based multilevel memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).
[3] P. Vontobel,et al. Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.
[4] Dhireesha Kudithipudi,et al. Reconfigurable N-level memristor memory design , 2011, The 2011 International Joint Conference on Neural Networks.
[5] Pinaki Mazumder,et al. Threshold Read Method for Multi-bit Memristive Crossbar Memory , 2011, 2011 International Symposium on Electronic System Design.
[6] Peng Li,et al. Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Garrett S. Rose,et al. A read-monitored write circuit for 1T1M multi-level memristor memories , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[8] Chua. Memristor-The Missing Circuit Element LEON 0 , 1971 .
[9] Wei Yang Lu,et al. Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.
[10] L. Chua. Memristor-The missing circuit element , 1971 .
[11] Wei Wang,et al. Design considerations for variation tolerant multilevel CMOS/Nano memristor memory , 2010, GLSVLSI '10.