A Mechanism Versus SEU Impact Analysis of Collector Charge Collection in SiGe HBT Current Mode Logic

This work examines the individual impact of drift and diffusion charge collection in the collector-base (CB) and collector-substrate (CS) junctions on single-event-upset (SEU) in SiGe HBT current mode logic (CML) circuits. The CS junction diffusion charge collection has negligible impact on circuit SEU, despite its large charge collection magnitude. The CB and CS drift charge collection are primarily responsible for the observed SEU in CML circuits. The CB drift charge collection is as important as the CS drift charge collection, even though its charge magnitude is much less, because the resulting current excitation appears between collector and base nodes, and hence is amplified. Using selective ion track placement, we show that an ion track passing through the physical CS junction is much more effective in causing SEU than an ion track not passing through the CS junction because of potential funneling and consequent large induced drift current magnitude, which is necessary for SEU of CML circuit.

[1]  John D. Cressler,et al.  3-D Simulation of Heavy-Ion Induced Charge Collection in SiGe HBTs on SOI , 2004 .

[2]  J. Cressler,et al.  Simulation of SEE-induced charge collection in UHV/CVD SiGe HBTs , 2000 .

[3]  Guofu Niu,et al.  3-D Mixed-Mode Simulation of Single Event Transients in SiGe HBT Emitter Followers and Resultant Hardening Guidelines , 2008, IEEE Transactions on Nuclear Science.

[4]  John D. Cressler,et al.  A comparison of SEU tolerance in high-speed SiGe HBT digital logic designed with multiple circuit architectures , 2002 .

[5]  A. B. Campbell,et al.  Ion Track Shunt Effects in Multi-Junction Structures , 1985, IEEE Transactions on Nuclear Science.

[6]  John R. Hauser,et al.  SEU-hardened silicon bipolar and GaAs MESFET SRAM cells using local redundancy techniques , 1992 .

[7]  R. Reed,et al.  Single event effects in circuit-hardened SiGe HBT logic at gigabit per second data rates , 2000 .

[8]  John D. Cressler,et al.  An SEU hardening approach for high-speed SiGe HBT digital logic , 2003 .

[9]  R. Reed,et al.  Modeling of single-event effects in circuit-hardened high-speed SiGe HBT logic , 2001 .

[10]  P. Chu,et al.  A study of the SEU performance of InP and SiGe shift registers , 2005, IEEE Transactions on Nuclear Science.

[11]  Guofu Niu,et al.  3-D Simulation of SEU Hardening of SiGe HBTs Using Shared Dummy Collector , 2007, IEEE Transactions on Nuclear Science.

[12]  Alvin J. Joseph,et al.  3-D simulation of heavy-ion induced charge collection in SiGe HBTs , 2003 .

[13]  J. C. Pickel,et al.  Heavy-ion broad-beam and microprobe studies of single-event upsets in 0.20-/spl mu/m SiGe heterojunction bipolar transistors and circuits , 2003 .

[14]  M. Turowski,et al.  An Evaluation of Transistor-Layout RHBD Techniques for SEE Mitigation in SiGe HBTs , 2007, IEEE Transactions on Nuclear Science.