Performance and reliability design issues for deep-submicrometer MOSFETs

Device design constraints, such as threshold voltage variation due to short-channel and drain-induced-barrier-lowering effects, off-state leakage current due to punchthrough and gate-induced drain leakage, hot-carrier effects such as hot-electron degradation and avalanche breakdown, and time-dependent dielectric breakdown, are examined. The current-driving capability, ring-oscillator switching speed, and small-signal voltage gain are examined. The impact that each of these factors has on the allowable choice of MOSFET channel length, oxide thickness, and power supply voltage is examined. Based on experimental results, a set of design curves, using a set of typical performance and reliability criteria, is presented for deep-submicrometer nonlightly doped drain (non-LDD) n-channel devices. From these curves, the relative importance of each particular performance/reliability mechanism for a given technology and design criteria can be determined. Because the performance and reliability issues addressed are also relevant to other MOSFET technologies, the design guidelines can also be extended to other technologies, including p-channel and LDD devices. >

[1]  M. Kinugawa,et al.  Power supply voltage for future CMOS VLSI in half and sub micrometer , 1986, 1986 International Electron Devices Meeting.

[2]  B. Ricco,et al.  Hot electrons and holes in MOSFET's biased below the Si—SiO2interfacial barrier , 1985, IEEE Electron Device Letters.

[3]  S. Asai,et al.  Analytical models of threshold voltage and breakdown voltage of short-channel MOSFETs derived from two-dimensional analysis , 1979, IEEE Journal of Solid-State Circuits.

[4]  R. R. Troutman,et al.  VLSI limitations from drain-induced barrier lowering , 1979 .

[6]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[7]  D. L. Critchlow,et al.  Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technology , 1982 .

[8]  W. Fichtner,et al.  Generalized guide for MOSFET miniaturization , 1980, IEEE Electron Device Letters.

[9]  K. Ng,et al.  The impact of intrinsic series resistance on MOSFET scaling , 1986, IEEE Transactions on Electron Devices.

[10]  Henry I. Smith,et al.  Sub‐100‐nm channel‐length transistors fabricated using x‐ray lithography , 1986 .

[11]  J. Plummer,et al.  Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces , 1980 .

[12]  On the performance limit for Si MOSFET's: experimental study , 1988 .

[13]  H. Masuda,et al.  Characteristics and limitation of scaled-down MOSFET's due to two-dimensional field effect , 1979, IEEE Transactions on Electron Devices.

[14]  L. D. Yau,et al.  A simple theory to predict the threshold voltage of short-channel IGFET's , 1974 .

[15]  T.Y. Chan,et al.  The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.

[16]  M. Miyake,et al.  Subquarter-micrometer gate-length p-channel and n-channel MOSFETs with extremely shallow source-drain junctions , 1989 .

[17]  R.H. Dennard,et al.  Design and experimental technology for 0.1-µm gate-length low-temperature operation FET's , 1987, IEEE Electron Device Letters.

[18]  Hisashi Shichijo,et al.  A re-examination of practical performance limits of scaled n-channel and ϱ-channel MOS devices for VLSI , 1983 .

[20]  Charles G. Sodini,et al.  A framework to evaluate technology and device design enhancements for MOS integrated circuits , 1989 .

[21]  B. Sheu,et al.  A capacitance method to determine channel lengths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.

[22]  Chenming Hu,et al.  Projecting the minimum acceptable oxide thickness for time-dependent dielectric breakdown , 1988, Technical Digest., International Electron Devices Meeting.

[23]  B. Sheu,et al.  A simple method to determine channel widths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.

[24]  A.T. Wu,et al.  Deep-submicrometer MOS device fabrication using a photoresist-ashing technique , 1988, IEEE Electron Device Letters.

[25]  K. N. Ratnakumar,et al.  Short-channel MOST threshold voltage model , 1982 .

[26]  G.J. Hu,et al.  Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.

[27]  Ping-Keung Ko,et al.  A deep-submicrometer MOSFET model for analog/digital circuit simulations , 1988, Technical Digest., International Electron Devices Meeting.

[28]  R.L. Johnston,et al.  Experimental derivation of the source and drain resistance of MOS transistors , 1980, IEEE Transactions on Electron Devices.

[29]  Eiji Takeda,et al.  Constraints on the Application of 0.5-/spl mu/m MOSFET's to ULSI Systems , 1985 .

[31]  Reliability and performance of submicron LDD NMOSFET's with buried As n-impurity profiles , 1985, 1985 International Electron Devices Meeting.

[32]  E. Takeda,et al.  Constraints on the application of 0.5-µm MOSFET's to ULSI systems , 1985, IEEE Transactions on Electron Devices.

[33]  T. Chan,et al.  Performance and hot-carrier reliability of deep-submicrometer CMOS , 1989, International Technical Digest on Electron Devices Meeting.

[34]  R. Muller,et al.  A unified model for hot-electron currents in MOSFET's , 1981, 1981 International Electron Devices Meeting.

[35]  K. Terada,et al.  A New Method to Determine Effective MOSFET Channel Length , 1979 .

[36]  C.G. Sodini,et al.  The effect of high fields on MOS device and circuit performance , 1984, IEEE Transactions on Electron Devices.