Virtual prototyping of smart systems through automatic abstraction and mixed-signal scheduling
暂无分享,去创建一个
[1] Benjamin Barras,et al. SPICE – Simulation Program with Integrated Circuit Emphasis , 2013 .
[2] Massimo Poncino,et al. Smart Systems Integration and Simulation , 2016 .
[3] L. Nagel,et al. SPICE (Simulation Program with Integrated Circuit Emphasis) , 1973 .
[4] Graziano Pravadelli,et al. A common architecture for co-simulation of SystemC models in QEMU and OVP virtual platforms , 2014, 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC).
[5] François Pêcheux,et al. VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Franco Fummi,et al. HIFSuite: Tools for HDL Code Conversion and Manipulation , 2010, 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT).
[7] Franco Fummi,et al. Integration of mixed-signal components into virtual platforms for holistic simulation of smart systems , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[8] Richard Kreckel,et al. Introduction to the GiNaC Framework for Symbolic Computation within the C++ Programming Language , 2000, J. Symb. Comput..
[9] Mark Zwolinski,et al. Conservative behavioural modelling in systemc-AMS , 2015, 2015 Forum on Specification and Design Languages (FDL).
[10] Franco Fummi,et al. Code Manipulation for Virtual Platform Integration , 2016, IEEE Transactions on Computers.
[11] M. Mitchell Waldrop,et al. The chips are down for Moore’s law , 2016, Nature.
[12] Sofiène Tahar,et al. Towards improving simulation of analog circuits using model order reduction , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).