A Supply-Noise-Insensitive Digitally-Controlled Oscillator

A digitally controlled oscillator (DCO) is presented that utilizes the non-linearity of a resistor-triode combination in conjunction with a weak latch to mitigate the supply sensitivity of inverter-based delay cells and remain supply noise insensitive over a wide range of supply variation. A proof-of-concept prototype for the DCO in 65 nm-CMOS process occupies <inline-formula> <tex-math notation="LaTeX">$90\times 210\,\,\mu \text{m}\,\,^{\mathrm{ 2}}$ </tex-math></inline-formula> area and consumes 2.25 mW operating over a range of 0.9–1.4 GHz output frequency. At 850 Mv-supply voltage, the frequency pushing of DCO is zero at the optimal point and remains less than 10% over a large excursion of 50 mV<sub>pp</sub>. When embedded into an all-digital phase locked loop, closed-loop measurements demonstrate that supply noise with 50 mV<sub>pp</sub>magnitude does not impact the loop dynamics.

[1]  SeongHwan Cho,et al.  A supply noise insensitive PLL with a rail-to-rail swing ring oscillator and a wideband noise suppression loop , 2017, 2017 Symposium on VLSI Circuits.

[2]  James E. Jaussi,et al.  A 1.2–5Gb/s 1.4–2pJ/b serial link in 22nm CMOS with a direct data-sequencing blind oversampling CDR , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[3]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[4]  Akira Matsuzawa,et al.  A Varactor-Less and Dither-Less LC-Digitally Controlled Oscillator with 9-bit Fine Bank, 0.26 mm 2 Area, and 6.7 kHz Frequency Resolution , 2014 .

[5]  Shen-Iuan Liu,et al.  A Loop Gain Optimization Technique for Integer-$N$ TDC-Based Phase-Locked Loops , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Amr Elshazly,et al.  A 0.4-to-3 GHz Digital PLL With PVT Insensitive Supply Noise Cancellation Using Deterministic Background Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7]  Ping-Ying Wang,et al.  15.3 A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[8]  J.R. Long,et al.  Shielded passive devices for silicon-based monolithic microwave and millimeter-wave integrated circuits , 2006, IEEE Journal of Solid-State Circuits.

[9]  Chih-Kong Ken Yang,et al.  A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation , 2003 .

[10]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[11]  Cam Nguyen,et al.  Radio-Frequency Integrated-Circuit Engineering: Nguyen/Radio-Frequency Integrated-Circuit Engineering , 2015 .

[12]  Roberto Nonis,et al.  A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  S. Gondi,et al.  Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture , 2009, IEEE Journal of Solid-State Circuits.

[14]  Pavan Kumar Hanumolu,et al.  Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Shen-Iuan Liu,et al.  19.5 A 3.2GHz digital phase-locked loop with background supply-noise cancellation , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[16]  Ramesh Harjani,et al.  A low-phase-noise CMOS ring oscillator with differential control and quadrature outputs , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[17]  Taeik Kim,et al.  15.2 A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[18]  Luca Fanori,et al.  Capacitive Degeneration in LC-Tank Oscillator for DCO Fine-Frequency Tuning , 2010, IEEE Journal of Solid-State Circuits.

[19]  Amr Elshazly,et al.  A 1.5GHz 1.35mW −112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[20]  U. Moon,et al.  An On-Chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators , 2006, VLSIC 2006.