Comparative Application of Real-Time Verification Methods to an Automotive Architecture

Designing embedded systems is a challenge. This applies especially to distributed automotive architectures. The high connectivity of different control units forms heterogeneous system architectures that have to handle the many different applications involved in providing the systems’ services. This has a direct impact on model based design techniques which must be able to verify that different design constraints are satisfied. One issue is the realtime analysis for checking whether the different applications meet their real-time deadlines or not. In the past 40 years, many techniques have been developed to find an answer to this question. In this paper, different approaches for the verification of real-time behavior of an automotive architecture are compared. Two tools that are available on the market and two from universities, including a new prototype, have been chosen. In order to compare these tools in an appropriate way we have applied them to an automotive industry state of the art architecture model.

[1]  John A. Clark,et al.  Holistic schedulability analysis for distributed hard real-time systems , 1994, Microprocess. Microprogramming.

[2]  Klaus Gresser,et al.  An Event Model for Deadline Verification of Hard Real-Time Systems , 1993, Fifth Euromicro Workshop on Real-Time Systems.

[3]  Matthias Traub,et al.  Durchgängige Timing-Bewertung von Vernetzungsarchitekturen und Gateway-Systemen im Kraftfahrzeug , 2010 .

[4]  Frank Slomka,et al.  Holistic Real-Time Analysis with an Expressive Event Model , 2010, MBMV.

[5]  Lothar Thiele,et al.  A general framework for analysing system properties in platform-based embedded system designs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[6]  John P. Lehoczky,et al.  Fixed priority scheduling of periodic task sets with arbitrary deadlines , 1990, [1990] Proceedings 11th Real-Time Systems Symposium.

[7]  Ernesto Wandeler,et al.  Modular performance analysis and interface based design for embedded real time systems , 2006 .

[8]  Lothar Thiele,et al.  Combined approach to system level performance analysis of embedded systems , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[9]  Rolf Ernst,et al.  Improved offset-analysis using multiple timing-references , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Jürgen Becker,et al.  Using Timing Analysis for Evaluating Communication Behavior and Network Topologies in an Early Design Phase of Automotive Electric/Electronic Architectures , 2009 .

[11]  Nico Feiertag,et al.  A Compositional Framework for End-to-End Path Delay Calculation of Automotive Systems under Different Path Semantics , 2008, RTSS 2009.

[12]  Jean-Yves Le Boudec,et al.  Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .

[13]  Rolf Ernst,et al.  Context-aware scheduling analysis of distributed systems with tree-shaped task-dependencies , 2005, Design, Automation and Test in Europe.

[14]  Frank Slomka,et al.  A Scalable Approach for the Description of Dependencies in Hard Real-Time Systems , 2010, ISoLA.

[15]  S. Kollmann,et al.  Effects of simultaneous stimulation on the event stream densities of fixed-priority systems , 2008, 2008 International Symposium on Performance Evaluation of Computer and Telecommunication Systems.

[16]  Lothar Thiele,et al.  Influence of different abstractions on the performance analysis of distributed hard real-time systems , 2009, Des. Autom. Embed. Syst..

[17]  Kai Richter Compositional scheduling analysis using standard event models: the SymTA/S approach , 2005 .

[18]  Lothar Thiele,et al.  Influence of different system abstractions on the performance analysis of distributed real-time systems , 2007, EMSOFT '07.

[19]  Lothar Thiele,et al.  Complex task activation schemes in system level performance analysis , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).