A DDFS Driven Mixing-DAC with Image and Harmonic Rejection Capabilities

The proposed DDFS-driven mixing-DAC consists of several parallel-connected Gilbert cells driven directly by the binary and thermometer DDFS data compromise between power-dissipation and harmonic-rejection performance is achieved with 5b binary LSBs and 5b thermometer MSBs segmented mixing-DAC. The 2.8-to-3.2 GHz DDFS sampling frequency is selected such that it provides in excess of two samples per cycle up to 1 GHz, while the LO sampling spurs (fsplusmnfL0) are always outside the receiver desired frequency band. It is dynamically adjusted for each received channel to minimize in-band DDFS induced spurs.

[1]  M. Notten,et al.  A 48-860MHz digital cable tuner IC with integrated RF and IF selectivity , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Li Lin,et al.  A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  Jan-Michael Stevenson,et al.  A Multi-Standard Analog and Digital TV Tuner for Cable and Terrestrial Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Claus Muschallik,et al.  A three-band-tuner for digital terrestrial and multistandard reception , 2002, 2002 Digest of Technical Papers. International Conference on Consumer Electronics (IEEE Cat. No.02CH37300).