Hot carrier and PBTI induced degradation in silicon nanowire gate-all-around SONOS MOSFETs

Abstract Hot carrier and PBTI induced device degradation in nanowire gate-all-around SONOS MOSFETs with a height of 10 nm have been investigated with different widths and stress temperatures. The experimental data show that PBTI and hot carrier degradation are more significant in narrow devices than in wide devices. The possible degradation mechanisms for more significant hot carrier effects in narrow devices and at high stress temperatures are discussed. From the comparison of hot carrier and PBTI degradation as a function of widths, the dominant component for the drain current degradation has been discussed.

[1]  D. P. Ioannou,et al.  Some issues of hot-carrier degradation and negative bias temperature instability of advanced SOI CMOS transistors , 2007 .

[2]  Yoon-Ha Jeong,et al.  PBTI-Associated High-Temperature Hot Carrier Degradation of nMOSFETs With Metal-Gate/High- $k$ Dielectrics , 2008, IEEE Electron Device Letters.

[3]  M. Alavi,et al.  Temperature dependence of substrate current and hot carrier-induced degradation at low drain bias , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[4]  G. Bersuker,et al.  Hot carrier degradation of HfSiON gate dielectrics with TiN electrode , 2005, IEEE Transactions on Device and Materials Reliability.

[5]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[6]  S. Cristoloveanu,et al.  Reduced floating body effects in narrow channel SOI MOSFETs , 2002, IEEE Electron Device Letters.

[7]  Wen-Shiang Liao,et al.  Effects of Fin Width on Device Performance and Reliability of Double-Gate n-Type FinFETs , 2013, IEEE Transactions on Electron Devices.

[8]  Gunhee Han,et al.  Erratum for ‘High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers’ , 2008 .

[9]  M.A. Alam,et al.  Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs , 2006, IEEE Transactions on Electron Devices.

[10]  Jin-Woo Han,et al.  Silicon Nanowire All-Around Gate MOSFETs Built on a Bulk Substrate by All Plasma-Etching Routes , 2011, IEEE Electron Device Letters.

[11]  Paolo Magnone,et al.  Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs , 2010 .

[12]  M. Chan,et al.  Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation , 2009, IEEE Electron Device Letters.

[13]  R. Degraeve,et al.  Competing Degradation Mechanisms in Short-Channel Transistors Under Channel Hot-Carrier Stress at Elevated Temperatures , 2009, IEEE Transactions on Device and Materials Reliability.

[14]  William Eccleston,et al.  Positive bias temperature instability in MOSFETs , 1998 .

[15]  K. Ishimaru,et al.  Channel Width Dependence of Hot-Carrier Induced Degradation in Shallow Trench Isolated pMOSFETs , 1998, 28th European Solid-State Device Research Conference.

[16]  Kyoung Hwan Yeo,et al.  Investigation on hot carrier reliability of Gate-All-Around Twin Si Nanowire Field Effect Transistor , 2009, 2009 IEEE International Reliability Physics Symposium.