Laser correcting defects to create transparent routing for large area FPGA's

Creating large area FPGA's is limited by the presence of defective sections. The techniques developed in wafer scale work solve this problem by using defect avoidance routing around flawed blocks to build complete working systems. FPGA's have the main features required for successful defect avoidance systems: a repeatable cell, built in need for switchable flexible routing and high flexibility with potentially large number of applications. Laser formed connections and cuts have proved to be effective in bypassing fabrication time defects and creating defect free working systems up to wafer scale in area. Power shorts and clock distribution errors can effectively be eliminated using these laser links. In addition it is important to minimize signal delays so the bypassing of the defective cells is nearly invisible. Experiments on a small test FPGA shows defect avoidance routing using laser link structures generates delays which are about half those obtained by the active switches required for the FPGA's operation. Thus laser defect avoidance after fabrication removes the errors creating a large area FPGA whose defective cell distribution is nearly unseen by the user.

[1]  Glenn H. Chapman,et al.  Wafer-scale integration defect avoidance tradeoffs between laser links and Omega network switching , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[2]  Mariagiovanna Sami,et al.  Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays , 1989 .

[3]  Glenn H. Chapman,et al.  Test vehicle for a wafer-scale field programmable gate array , 1995, Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI).

[4]  Allan H. Anderson,et al.  Wafer-scale integration using restructurable VLSI , 1992, Computer.

[5]  Kaushik Roy,et al.  On Routability for FPGAs under Faulty Conditions , 1995, IEEE Trans. Computers.

[6]  David E. van den Bout,et al.  AnyBoard: an FPGA-based, reconfigurable system , 1992, IEEE Design & Test of Computers.

[7]  G.H. Chapman,et al.  VB-6 a laser-induced ohmic link for wafer-scale integration in standard CMOS processing , 1986, IEEE Transactions on Electron Devices.

[8]  R. M. Lea A 3-D WASP module for real-time signal and data processing , 1992, [1992] Proceedings International Conference on Wafer Scale Integration.

[9]  R. Cenker,et al.  A fault-tolerant 64K dynamic RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Richard J. Carter,et al.  The Teramac Custom Computer: Extending the Limits with Defect Tolerance , 1996, DFT.

[11]  Pierre Marchal,et al.  Field-programmable gate arrays , 1999, CACM.

[12]  Andrew M. Tyrrell,et al.  The yield enhancement of field-programmable gate arrays , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Glenn H. Chapman,et al.  Laser Restructurable Technology and Design , 1989 .