A 3.1 mW Continuous-Time ΔΣ Modulator With 5-Bit Successive Approximation Quantizer for WCDMA

In this paper, we present a multibit continuous-time delta-sigma modulator based on a 5-bit successive approximation quantizer. The use of successive approximation, instead of flash, is driven by the desire to reduce the quantizer power and area. The quantizer delay is effectively compensated to ensure system stability. The modulator is implemented in a 130 nm CMOS technology and achieves 62 dB of dynamic range over 1.92 MHz while consuming 3.1 mW from a 1.2 V supply.

[1]  P. Fontaine,et al.  A low-noise low-voltage CT /spl Delta//spl Sigma/ modulator with digital compensation of excess loop delay , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  E. Sánchez-Sinencio,et al.  A Continuous-Time Modulator With 88-dB Dynamic Range and 1 . 1-MHz Signal Bandwidth , 2001 .

[3]  O. Oliaei,et al.  Design of continuous-time sigma-delta modulators with arbitrary feedback waveform , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Yann Le Guillou,et al.  Analyzing sigma-delta ADCs in deep-submicron CMOS technologies , 2005 .

[5]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[6]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[7]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[8]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  R. T. Baird,et al.  Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging , 1995 .

[10]  D. Johns,et al.  A 43mW CT complex /spl Delta//spl Sigma/ ADC with 23MHz of signal bandwidth and 68.8dB SNDR , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[11]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[12]  Mohammad Ranjbar,et al.  A low-power 1.92MHz CT ΔΣ modulator with 5-bit successive approximation quantizer , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[13]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[14]  A. Wiesbauer,et al.  A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[15]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[16]  M. S. Kappes,et al.  A 2.2-mW CMOS bandpass continuous-time multibit Δ-Σ ADC with 68 dB of dynamic range and 1-MHz bandwidth for wireless applications , 2003, IEEE J. Solid State Circuits.

[17]  David A. Hodges,et al.  High-resolution A/D conversion in MOS/LSI , 1979 .

[18]  Y. Audet,et al.  A 1.6 GHz digital DLL for optical clock distribution , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[19]  J. Huijsing,et al.  A 1.8-mW CMOS /spl Sigma//spl Delta/ modulator with integrated mixer for A/D conversion of IF signals , 2000, IEEE Journal of Solid-State Circuits.

[20]  David J. Comer,et al.  Multibit Delta-Sigma Modulator With Two-Step Quantization and Segmented DAC , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Michiel Steyaert,et al.  An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters , 2001 .

[22]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[23]  Maurits Ortmanns,et al.  A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta Modulators , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Johan H. Huijsing,et al.  Design for optimum performance–to–power ratio of a continuous–time ΣΔ modulator , 1999 .

[25]  M. Clara,et al.  A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.

[26]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[27]  Patrizia Greco,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS , 2005 .

[28]  F. Kuttner,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[29]  Johan H. Huijsing,et al.  A 1.8-mW CMOS sigma delta modulator with integrated mixer for A/D conversion of IF signals , 2000 .

[30]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[31]  Zhimin Li,et al.  A 14 Bit Continuous-Time Delta-Sigma A/D Modulator With 2.5 MHz Signal Bandwidth , 2007, IEEE Journal of Solid-State Circuits.