An integrated 9-channel time digitizer with 30 ps resolution

An integrated 9-channel time digitizer with 30 ps RMS resolution, 496 /spl mu/s range, and 50 mW power consumption in 0.6 /spl mu/m CMOS uses a three-stage delay line interpolation and delay-generation principle that divides the 66 MHz clock period into 512 bins using only 45 delay elements.

[1]  Shen-Iuan Liu,et al.  A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[2]  Mark Steven Gorbics,et al.  A high resolution multihit time to digital converter integrated circuit , 1996, 1996 IEEE Nuclear Science Symposium. Conference Record.

[3]  Jorgen Christiansen,et al.  A four-channel self-calibrating high-resolution time to digital converter , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[4]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.